
Data Sheet
FlashFlex51 MCU
SST89E516RD2 / SST89E516RD
SST89V516RD2 / SST89V516RD
67
2005 Silicon Storage Technology, Inc.
S71273-01-000
3/05
TABLE
14-7: DC ELECTRICAL CHARACTERISTICS FOR SST89V516RDX
TA = -40°C TO +85°C; VDD = 2.7-3.6V; VSS = 0V
Symbol
Parameter
Test Conditions
Min
Max
Units
VIL
Input Low Voltage
2.7 < VDD < 3.6
-0.5
0.7
V
VIH
Input High Voltage
2.7 < VDD < 3.6
0.2VDD + 0.9
VDD + 0.5
V
VIH1
Input High Voltage (XTAL1, RST)
2.7 < VDD < 3.6
0.7VDD
VDD + 0.5
V
VOL
Output Low Voltage (Ports 1.5, 1.6, 1.7)
VDD = 2.7V
IOL = 16mA
1.0
V
VOL
Output Low Voltage (Ports 1, 2, 3)1
VDD = 2.7V
IOL = 100A2
0.3
V
0.45
V
1.0
V
VOL1
Output Low Voltage (Port 0, ALE,
PSEN#)1,3
VDD = 2.7V
0.3
V
0.45
V
VOH
Output High Voltage (Ports 1, 2, 3, ALE, PSEN#)4
VDD = 2.7V
IOH = -10A
VDD - 0.3
V
IOH = -30A
VDD - 0.7
V
IOH = -60A
VDD - 1.5
V
VOH1
Output High Voltage (Port 0 in External Bus Mode)
4VDD = 2.7V
IOH = -200A
VDD - 0.3
V
IOH = -3.2mA
VDD - 0.7
V
VBOD
Brown-out Detection Voltage
2.35
2.55
V
IIL
Logical 0 Input Current (Ports 1, 2, 3)
VIN = 0.4V
-75
A
ITL
Logical 1-to-0 Transition Current (Ports 1, 2, 3)5
VIN = 2V
-650
A
ILI
Input Leakage Current (Port 0)
0.45 < VIN < VDD-0.3
±10
A
RRST
RST Pull-down Resistor
225
K
CIO
Pin Capacitance6
@ 1 MHz, 25°C
15
pF
IDD
Power Supply Current
IAP Mode
@ 33 MHz
47
mA
Active Mode
@ 33 MHz
30
mA
Idle Mode
@ 33 MHz
21
mA
Power-down Mode (min. VDD = 2V)
TA = 0°C to +70°C
45
A
TA = -40°C to +85°C
55
A
T14-7.1 1273
1. Under steady state (non-transient) conditions, IOL must be externally limited as follows:
Maximum IOL per port pin:
15mA
Maximum IOL per 8-bit port:
26mA
Maximum IOL total for all outputs: 71mA
If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the
listed test conditions.
2. Capacitive loading on Ports 0 and 2 may cause spurious noise to be superimposed on the VOLs of ALE and Ports 1 & 3. The noise
due to external bus capacitance discharging into the Port 0 & 2 pins when the pins make 1-to-0 transitions during bus operations. In
the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to
qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
3. Load capacitance for Port 0, ALE & PSEN#= 100pF, load capacitance for all other outputs = 80pF.