參數(shù)資料
型號： SST89E516RD2-40-C-NJE
元件分類： 微控制器/微處理器
英文描述： 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44
封裝： ROHS COMPLIANT, PLASTIC, MS-018AC, LCC-44
文件頁數(shù)： 32/81頁
文件大?。?/td> 829K
代理商： SST89E516RD2-40-C-NJE
38
Data Sheet
FlashFlex MCU
SST89E516RD2 / SST89E516RD
SST89V516RD2 / SST89V516RD
2007 Silicon Storage Technology, Inc.
S71273-03-000
1/07
There are no IAP counterparts for the external host com-
mands Select-Block0 and Select-Block1.
4.2.5 Polling
A command that uses the polling method to detect flash
operation completion should poll on the FLASH_BUSY bit
(SFST[2]). When FLASH_BUSY de-asserts (logic 0), the
device is ready for the next operation.
MOVC instruction may also be used for verification of the
Programming and Erase operation of the flash memory.
MOVC instruction will fail if it is directed at a flash block that
is still busy.
4.2.6 Interrupt Termination
If interrupt termination is selected, (SFCM[7] is set), then
an interrupt (INT1) will be generated to indicate flash opera-
tion completion. Under this condition, the INT1 becomes an
internal interrupt source. The INT1# pin can now be used
as a general purpose port pin and it cannot be the source
of External Interrupt 1 during in-application programming.
In order to use an interrupt to signal flash operation termi-
nation. EX1 and EA bits of IE register must be set. The IT1
bit of TCON register must also be set for edge trigger
detection.
.
Note: DISIAPL pin in PLCC or TQFP will also disable IAP commands if it is externally pulled low when reset.
TABLE
4-3: IAP Commands1
1. SFCF[6]=1 enables IAP commands; SFCF[6]=0 disables IAP commands.
Operation
SFCM [6:0]2
2. Interrupt/Polling enable for flash operation completion
SFCM[7] = 1: Interrupt enable for flash operation completion
0: polling enable for flash operation completion
SFDT [7:0]
SFAH [7:0]
SFAL [7:0]
Chip-Erase3
3. Chip-Erase only functions in IAP mode when EA#=0 (external memory execution) and device is not in level 4 locking.
01H
55H
X4
4. X can be VIL or VIH, but no other value.
X
Block-Erase5
5. Refer to Table 4-2 for address resolution
0DH
55H
AH
X
Sector-Erase5
0BH
X
AH6
6. AH = Address high order byte
AL7
7. AL = Address low order byte
Byte-Program5
0EH
DI8
8. DI = Data Input, DO = Data Output, all other values are in hex.
AH
AL
Byte-Verify (Read)5
0CH
DO8
AH
AL
Prog-SB19
9. Instruction must be located in Block 1 or external code memory.
0FH
AAH
X
03H
AAH
X
05H
AAH
X
09H
AAH
5AH
X
Enable-Clock-Double9
08H
AAH
55H
X
T4-3.0 1273
相關(guān)PDF資料
PDF描述
SST89E52RD-40-C-PI 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PDIP40
SST89V58RD-33-C-PI 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PDIP40
SST89V58RD-33-I-PIE 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PDIP40
SST89V54RD-33-I-PIE 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PDIP40
SST89E54RC-33-C-PIE 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SST89E516RD2-40-C-NJE-T 功能描述:8位微控制器 -MCU 4.5-5.5V FL Flex 8B 8051 Microcontroller RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
SST89E516RD2-40-C-PI 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU
SST89E516RD2-40-C-PIE 功能描述:8位微控制器 -MCU 64KB+8KB 40MHz RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
SST89E516RD2-40-C-PJ 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU
SST89E516RD2-40-C-TQI 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*