參數(shù)資料
型號(hào): SST49LF008C-33-4C-NHE
元件分類: PROM
英文描述: 1M X 8 FLASH 3V PROM, 11 ns, PQCC32
封裝: ROHS COMPLIANT, PLASTIC, MS-016AE, LCC-32
文件頁數(shù): 3/36頁
文件大小: 509K
代理商: SST49LF008C-33-4C-NHE
Advance Information
4 Mbit / 8 Mbit LPC Serial Flash
SST49LF004C / SST49LF008C
11
200 Silicon Storage Technology, Inc.
S71292-00-000
1/06
Clock
The LCLK pin accepts a clock input from the host controller.
Input/Output Communications
The LAD[3:0] pins are used to serially communicate cycle
information such as cycle type, cycle direction, ID selection,
address, data, and sync fields.
Input Communication Frame
The LFRAME# pin is used to indicate start of a LPC bus
cycle. The pin is also used to abort an LPC bus cycle in
progress.
Reset
A VIL on INIT# or RST# pin initiates a device reset. INIT#
and RST# pins have the same function internally. It is
required to drive INIT# or RST# pins low during a system
reset to ensure proper CPU initialization. During a Read
operation, driving INIT# or RST# pins low deselects the
device and places the output drivers, LAD[3:0], in a high
impedance state. The reset signal must be held low for a
minimum of time TRSTP. A reset latency occurs if a reset pro-
cedure is performed during a Program or Erase operation.
See Table 26, Reset Timing Parameters, for more informa-
tion. A device reset during an active Program or Erase oper-
ation will abort the operation and memory contents may
become invalid due to data being altered or corrupted from
an incomplete Erase or Program operation.
Identification Inputs
These pins are part of a mechanism that allows multiple
devices to be attached to the same bus. The strapping of
these pins is used to identify the component. The boot
device must have ID[3:0] = 0; all subsequent devices
should use sequential count-up strapping. These pins are
internally pulled-down with a resistor between 20-100 KΩ.
General Purpose Inputs
The General Purpose Inputs (GPI[4:0]) can be used as dig-
ital inputs for the CPU to read. The GPI register holds the
values on these pins. The data on the GPI pins must be
stable before the start of a GPI register Read and remain
stable until the Read cycle is complete. The pins must be
driven low, VIL, or high, VIH but not left unconnected (float).
Write Protect / Top Block Lock
The Top Boot Lock (TBL#) and Write Protect (WP#/AAI)
pins are provided for hardware write protection of device
memory in the SST49LF00xC. The TBL# pin is used to
write protect 16 KByte at the highest memory address
range for the SST49LF00xC. WP#/AAI pin write protects
the remaining sectors in the flash memory. An active low
signal at the TBL# pin prevents Program and Erase opera-
tions of the top Boot Block. When TBL# pin is held high,
write protection of the top Boot Block is then determined by
the Boot Block Locking registers. The WP#/AAI pin serves
the same function for the remaining sectors of the device
memory. The TBL# and WP#/AAI pins write protection
functions operate independently of one another. Both TBL#
and WP#/AAI pins must be set to their required protection
states prior to starting a Program or Erase operation. A
logic level change occurring at the TBL# or WP#/AAI pin
during a Program or Erase operation could cause unpre-
dictable results. TBL# and WP#/AAI pins cannot be left
unconnected.
TBL# is internally OR’ed with the top Boot Block Locking
register. When TBL# is low, the top Boot Block is hardware
write protected regardless of the state of the Write-Lock bit
for the Boot Block Locking register. Clearing the Write-Pro-
tect bit in the register when TBL# is low will have no func-
tional effect, even though the register may indicate that the
block is no longer locked.
WP#/AAI is internally OR’ed with the Block Locking regis-
ter. When WP#/AAI is low, the blocks are hardware write
protected regardless of the state of the Write-Lock bit for
the corresponding Block Locking registers. Clearing the
Write-Protect bit in any register when WP#/AAI is low will
have no functional effect, even though the register may indi-
cate that the block is no longer locked.
The TBL# pin and WP# pin do not affect the protection of
the Protected Data Area. The PDA protection status is only
determined by the value of the PDA Sector Locking Regis-
AAI Enable
The AAI Enable pin (WP#/AAI) is used to enable the Auto
Address Increment (AAI) mode. When the WP#/AAI pin is
set to the Supervoltage VH (9±0.5V), the device is in AAI
mode with Multi-Byte programming. When the WP#/AAI
pin is brought to VIL/VIH levels, the device returns to LPC
mode.
相關(guān)PDF資料
PDF描述
SSU-131MAT SLIDE SWITCH, SP3T, LATCHED, 0.3A, 4VDC, SURFACE MOUNT-RIGHT ANGLE
SSU-121ART SLIDE SWITCH, SPDT, LATCHED, 0.3A, 4VDC, SURFACE MOUNT-RIGHT ANGLE
SSW-102-22-F-D-VS 4 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT, SOCKET
SSW-102-22-F-S-VS 2 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT, SOCKET
SSW-102-22-G-D-VS 4 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT, SOCKET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SST49LF008C-33-4C-WHE 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:4 Mbit / 8 Mbit LPC Serial Flash
SST49LF016C 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:16 Mbit LPC Serial Flash
SST49LF016C-33-4C-EIE 功能描述:閃存 16M (2Mx8) 33MHz 3.0-3.6V Commercial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
SST49LF016C-33-4C-EIE-T 功能描述:閃存 3.0 to 3.6V 16Mbit LPC Firmware 閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
SST49LF016C-33-4C-NHE 功能描述:閃存 16M (2Mx8) 33MHz 3.0-3.6V Commercial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel