- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16550 > SSM2604-EVALZ (Analog Devices Inc)BOARD EVAL SSM2604 PDF資料下載
參數(shù)資料
| 型號(hào)： | SSM2604-EVALZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL SSM2604 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 音頻編解碼器 |
| 已用 IC / 零件： | SSM2604 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Data Sheet
SSM2604
Rev. A | Page 15 of 28
SOFTWARE CONTROL INTERFACE
The software control interface provides access to the user-
selectable control registers and can operate with a 2-wire (I2C)
interface.
Within each control register is a control data-word consisting
of 16 bits, MSB first. Bit D15 to Bit D9 are the register map
address, and Bit D8 to Bit D0 are register data for the associated
register map.
SDIN generates the serial control data-word; SCLK clocks the
serial data,
The device address for the SSM2604 is 0011010.
CONTROL REGISTER SEQUENCING
1. Enable all of the necessary power management bits of
Register R6 with the exception of the out bit (Bit D4). The
out bit should be set to 1 until the final step of the control
register sequence.
2. After the power management bits are set, program all other
necessary registers, with the exception of the active bit
[Register R9, Bit D0] and the out bit of the power
management register.
3. As described in the Digital Core section of the Theory of
Operation, insert enough delay time to charge the VMID
decoupling capacitor before setting the active bit [Register
R9, Bit D0].
4. Finally, to enable the DAC output path of the SSM2603, set
the out bit of Register R6 to 0.
P
9
8
1 TO 7
9
8
1 TO 7
9
8
1 TO 7
S
SDIN
SCLK
START
ADDR
R/W
ACK
SUBADDRESS
ACK
STOP
DATA
06
97
8-
01
9
Figure 24. 2-Wire I2C Generalized Clocking Diagram
WRITE
SEQUENCE
READ
SEQUENCE
SA1
A7
A0
A(S)
S
D15
D9
0
01
0P
0
...
A1
A7
A0
A(S)
...
D0
D8
D7
A(M)
...
D0
D7
P
...
DEVICE
ADDRESS
DEVICE
ADDRESS
REGISTER
ADDRESS
SA1
A7
A0
A(S)
D15
D9
D8
0
...
DEVICE
ADDRESS
REGISTER
ADDRESS
REGISTER
DATA
(SLAVE DRIVE)
REGISTER
DATA
S/P = START/STOP BIT.
A0 = I2C R/W BIT.
A(S) = ACKNOWLEDGE BY SLAVE.
A(M) = ACKNOWLEDGE BY MASTER.
A(M) = ACKNOWLEDGE BY MASTER (INVERSION).
06
97
8-
0
22
Figure 25. I2C Write and Read Sequences
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A3946KLPTR-T | IC CTLR MOSFET 16-TSSOP |
| EET-UQ2S561EA | CAP ALUM 560UF 420V 20% SNAP |
| M2MXH-3418J | IDC CABLE - MDM34H/MC34G/X |
| SLF6045T-1R5N4R0-3PF | INDUCTOR POWER 1.5UH 4.0A SMD |
| SP1812R-333K | INDUCTOR PWR SHIELDED 33.0UH SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SSM2605GY | 制造商:SSC 制造商全稱:Silicon Standard Corp. 功能描述:P-CHANNEL ENHANCEMENT MODE POWER MOSFET |
| SSM26PT | 制造商:CHENMKO 制造商全稱:Chenmko Enterprise Co. Ltd. 功能描述:SCHOTTKY BARRIER RECTIFIER |
| SSM2761P-A | 制造商:SSC 制造商全稱:Silicon Standard Corp. 功能描述:N-CHANNEL ENHANCEMENT MODE POWER MOSFET |
| SSM27APT | 制造商:CHENMKO 制造商全稱:Chenmko Enterprise Co. Ltd. 功能描述:SCHOTTKY BARRIER RECTIFIER |
| SSM27PT | 制造商:CHENMKO 制造商全稱:Chenmko Enterprise Co. Ltd. 功能描述:SCHOTTKY BARRIER RECTIFIER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。