- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382544 > SPT7852SIT (FAIRCHILD SEMICONDUCTOR CORP) DUAL 10-BIT, 20 MSPS, 160 mW A/D CONVERTER PDF資料下載
參數(shù)資料
| 型號(hào)： | SPT7852SIT |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | DUAL 10-BIT, 20 MSPS, 160 mW A/D CONVERTER |
| 中文描述： | 2-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQFP44 |
| 封裝： | TQFP-44 |
| 文件頁數(shù)： | 6/11頁 |
| 文件大?。?/td> | 67K |
| 代理商： | SPT7852SIT |
6
1/12/00
SPT7852
Figure 2 – Timing Diagram 1
Clock
Reset
Data
Valid (DAV)
Data
Output
(Channel A)
Data
Output
(Channel B)
t
C
t
CLK
t
d
t
Set
t
Hold
t
OD
t
OD
1
2
3
4
Invalid
Invalid
Invalid
Invalid
Invalid
Invalid
Notes:
1)
2)
3)
Data Valid is forced low on Reset = High.
Data updated on first rising edge of clock after Reset goes low.
Data Valid rising edge will occur on the second rising edge of Clock
after Reset goes low. Use the rising edge of Data Valid to latch the ADC output data.
Analog Input Data is sampled during the first clock cycle after Reset goes low.
Valid data output from this sample will be available 12 clock cycles
later (6 Data Valid cycles). All data during the 12 clock cycle latency is invalid.
4)
CLOCK INPUT
The SPT7852 is driven from a single-ended TTL-input
clock. Because the pipelined architecture operates on the
rising edge of the clock input, the device can operate over a
wide range of input clock duty cycles without degrading the
dynamic performance.
The device's sample rate is 1/2 of
the input clock frequency. (See timing diagram.)
TIMING AND RESET FUNCTION
The two on-board ADCs in the SPT7852 are driven off of a
single external TTL clock. This external clock must be 2X
the desired sample rate. In applications that require a
known phase relationship between the clock, analog input
sampling and valid data output, a reset function is provided
to establish a known phase relationship. (Because of the 2X
clock, an exact phase relationship will not be known other-
wise.) Refer to figure 2, Timing Diagram 1.
The reset pin is low for normal device operation. When reset
is brought high, Data Valid (DAV) is immediately forced low
and data output updates are suspended. Operation will re-
sume on the first rising edge of the clock after the reset pin
has been brought low. The first Data Valid rising edge will
occur on the second edge of the clock after the reset goes
low.
The first analog input sample will be taken during the first
clock cycle after reset goes low. Valid data from this
sample will be available 12 clock cycles later. All data dur-
ing this 12 cycle latency will be invalid (Refer to figure 3,
Timing Diagram 2.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SPT7853SCT | TRIPLE 10-BIT, 30 MSPS A/D CONVERTER |
| SPT7853 | TRIPLE 10-BIT, 30 MSPS A/D CONVERTER |
| SPT7855 | 10-BIT, 25 MSPS, 135 mW A/D CONVERTER |
| SPT7855SCS | 10-BIT, 25 MSPS, 135 mW A/D CONVERTER |
| SPT7855SCT | 10-BIT, 25 MSPS, 135 mW A/D CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPT7853 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:TRIPLE 10-BIT, 30 MSPS A/D CONVERTER |
| SPT7853SCT | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:TRIPLE 10-BIT, 30 MSPS A/D CONVERTER |
| SPT7855 | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:10-BIT, 25 MSPS, 135 mW A/D CONVERTER |
| SPT7855SCS | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 10BIT 40MSPS SaR aDC RoHS:否 制造商:Texas Instruments 輸入信號(hào)類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| SPT7855SCS_Q | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10BIT 40MSPS SaR aDC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。