- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98141 > SPL505YC264BT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64 PDF資料下載
參數(shù)資料
| 型號： | SPL505YC264BT |
| 元件分類： | 時鐘產生/分配 |
| 英文描述： | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64 |
| 封裝： | 6 X 17 MM, LEAD FREE, MO-153, TSSOP-64 |
| 文件頁數(shù)： | 4/27頁 |
| 文件大?。?/td> | 314K |
| 代理商： | SPL505YC264BT |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
SPL505YC264BT
Rev 1.4 May 21, 2007
Page 12 of 27
Byte 14 Control Register 14
Bit
@Pup
Name
Description
7
0
CPU_DAF_N7
If Prog_CPU_EN is set, the values programmed in CPU_DAF_N[8:0] and
CPU_DAF_M[6:0] will be used to determine the CPU output frequency. The
setting of the FS_Override bit determines the frequency ratio for CPU and
other output clocks. When it is cleared, the same frequency ratio stated in
the Latched FS[C:A] register will be used. When it is set, the frequency ratio
stated in the FSEL[2:0] register will be used
6
0
CPU_DAF_N6
5
0
CPU_DAF_N5
4
0
CPU_DAF_N4
3
0
CPU_DAF_N3
2
0
CPU_DAF_N2
1
0
CPU_DAF_N1
0
CPU_DAF_N0
Byte 15 Control Register 15
Bit
@Pup
Name
Description
7
0
CPU_DAF_N8
See Byte 14 for description
6
0
CPU_DAF_M6
If Prog_CPU_EN is set, the values programmed are in CPU_FSEL_N[8:0]
and CPU_FSEL_M[6:0] will be used to determine the CPU output
frequency. The setting of the FS_Override bit determines the frequency
ratio for CPU and other output clocks. When it is cleared, the same
frequency ratio stated in the Latched FS[C:A] register will be used. When it
is set, the frequency ratio stated in the FSEL[2:0] register will be used
5
0
CPU_DAF_M5
4
0
CPU_DAF_M4
3
0
CPU_DAF_M3
2
0
CPU_DAF_M2
1
0
CPU_DAF_M1
0
CPU_DAF_M0
Byte 16 Control Register 16
Bit
@Pup
Name
Description
7
0
PCI-E_N7
If Prog_SRC_EN is set, the values programmed in SRC_DAF_N[7:0] will
be used to determine the SRC output frequency.
6
0
PCI-E_N6
5
0
PCI-E_N5
4
0
PCI-E_N4
3
0
PCI-E_N3
2
0
PCI-E_N2
1
0
PCI-E_N1
0
PCI-E_N0
Byte 17 Control Register 17
Bit
@Pup
Name
Description
7
0
SMSW_EN
Enable Smooth Switching, 0 = Disabled, 1= Enabled
6
0
SMSW_SEL
Smooth switch select, 0 = CPU_PLL, 1 = SRC_PLL
5
0
RESERVED
4
0
Prog_PCI-E_EN
Programmable PCI-E frequency enable
0 = Disabled, 1= Enabled
3
0
Prog_CPU_EN
Programmable CPU frequency enable
0 = Disabled, 1= Enabled
2
0
RESERVED
1
0
RESERVED
0
RESERVED
相關PDF資料 |
PDF描述 |
|---|---|
| SPL505YC264BT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64 |
| SPW08F0D | SINGLE COLOR LED, PURE WHITE, 3.5 mm |
| SSC-SFT825N-S | TRIPLE COLOR LED, RED/GREEN/BLUE, 2.4 mm |
| SSI32C452-CP | 20 Mbps, ST506; ST412; ST412HP; SA100 COMPATIBLE, FIXED DISK CONTROLLER, PDIP40 |
| SSO-CLD-JK2-1-I2 | SINGLE COLOR LED, ORANGE, 1.6 mm |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SPL505YC264BTT | 功能描述:時鐘發(fā)生器及支持產品 CK505 v0.85 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SPL5100PT | 制造商:CHENMKO 制造商全稱:Chenmko Enterprise Co. Ltd. 功能描述:SCHOTTKY BARRIER RECTIFIER |
| SPL520LLPT | 制造商:CHENMKO 制造商全稱:Chenmko Enterprise Co. Ltd. 功能描述:SCHOTTKY BARRIER RECTIFIER |
| SPL53-1024 | 制造商:Power-One 功能描述: |
| SPL53-4000 | 制造商:Power-One 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。