- 您現(xiàn)在的位置：買賣IC網 > PDF目錄376418 > SPAK56857BU120 (MOTOROLA INC) 120 MIPS Hybrid Processor PDF資料下載
參數(shù)資料
| 型號： | SPAK56857BU120 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 120 MIPS Hybrid Processor |
| 中文描述： | 0-BIT, 4 MHz, OTHER DSP, PQFP100 |
| 封裝： | LQFP-100 |
| 文件頁數(shù)： | 2/2頁 |
| 文件大?。?/td> | 247K |
| 代理商： | SPAK56857BU120 |
Motorola and the stylized M Logo are registered in the U.S. Patent and Trademark Office. This
product incorporates SuperFlash
technology licensed from SST. All other product or service
names are the property of their respective owners. Motorola, Inc. 2003
DSP56857PB/D
REV 3
ORDERING INFORMATION
PACKAGE TYPE
AWARD-WINNING
DEVELOPMENT ENVIRONMENT
Processor Expert (PE) technology provides a rapid
application design (RAD) tool that combines easy-to-use
component-based software application creation with an
expert knowledge system.
The CodeWarrior Integrated Development Environment
(IDE) is a sophisticated tool for code navigation, compiling
and debugging. A comprehensive set of evaluation modules
(EVMs) and development system cards will support
concurrent engineering. Together, PE, the CodeWarrior tool
suite and EVMs create a comprehensive, scalable tools
solution for easy, fast and efficient development.
HYBRID MCU/DSP
56857
PRODUCT DOCUMENTATION
56857 PERIPHERAL CIRCUIT FEATURES
General Purpose 16-bit Quad Timer*
Two Serial Communication Interfaces
(SCI)*
Serial Peripheral Interface (SPI) Port*
Two Enhanced Synchronous Serial
Interface (ESSI) modules*
Computer Operating Properly
(COP)/Watchdog Timer
JTAG/Enhanced On-Chip Emulation
(OnCE) for unobtrusive, real-time
debugging
Six independent channels of DMA
8-bit parallel Host Interface*
Time of Day (TOD)
Four dedicated GPIO
Up to 47 GPIO
* Each peripheral I/O can be used
alternately as a General Purpose I/O
56857 MEMORY FEATURES
On-chip Memory
– 80 KB Program RAM
– 48 KB Data RAM
– 2 KB Boot ROM
– Chip Select Logic used as GPIO
Harvard architecture permits up to three
simultaneous accesses to program and
data memory
56800E CORE FEATURES
Efficient 16-bit hybrid controller engine
with dual Harvard architecture
120 Million Instructions Per Second
(MIPS) at 120MHz core frequency
Single-cycle 16
x
16-bit parallel
Multiplier-Accumulator (MAC)
Four (4) 36-bit accumulators, including
extension bits
16-bit bidirectional shifter
Parallel instruction set with unique
addressing modes
Hardware DO and REP loops
Three internal address buses and one
external address bus
Four internal data buses and one
external data bus
Instruction set supports both DSP and
controller functions
Four hardware interrupt levels
Five software interrupt levels
Controller-style addressing modes and
instructions for compact code
Efficient C compiler and local variable
support
Software subroutine and interrupt stack
with depth limited only by memory
JTAG/Enhanced OnCE debug
programming interface
The 56800E core is based on a Harvard-style architecture consisting of three execution
units operating in parallel, allowing as many as six operations per instruction cycle. The
microprocessor-style programming model and optimized instruction set allow
straightforward generation of efficient, compact code for both DSP and MCU applications.
The instruction set is also highly efficient for C compilers, enabling rapid development of
optimized control applications. Features of the 56800E core include:
DSP56800E
Reference Manual
Detailed description of the 56800E
architecture, 16-bit DSP core processor
and the instruction set
Order Number: DSP56800ERM/D
DSP5685x
User’s Manual
Detailed description of memory,
peripherals, and interfaces of the
56853, 56854, 56855, 56857, and 56858
Order Number: DSP5685xUM/D
DSP56857
Technical Data
Sheet
Electrical and timing specifications,
pin descriptions, and package
descriptions
Order Number: DSP56857/D
DSP56857
Product Brief
Summary description and block diagram
of the core, memory, peripherals
and interfaces
Order Number: DSP56857PB/D
PART
SUPPLY
VOLTAGE
PIN COUNT
FREQUENCY
(MHz)
ORDER NUMBER
DSP56857
DSP56857
1.8V, 3.3V
1.8V, 3.3V
Low-Profile Quad Flat Pack (LQFP)
Low-Profile Quad Flat Pack (LQFP)
100
100
120
120
DSP56857BU120
SPAK56857BU120
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| SPAKMC331MFV16 | User’s Manual |
| SPAKMC331MFV20 | User’s Manual |
| SPAKMC331MPV16 | User’s Manual |
| SPAKMC331MPV20 | User’s Manual |
| SPAKMC331VFC16 | User’s Manual |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SPAK56F803BU80 | 制造商:Freescale Semiconductor 功能描述: |
| SPAK56F805FV80 | 制造商:Freescale Semiconductor 功能描述: |
| SPAKDSP303AG100 | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| SPAKDSP303GC100 | 制造商:Motorola Inc 功能描述: |
| SPAKDSP303VF100 | 功能描述:IC DSP 24BIT 100MHZ 196-MAPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:DSP563xx 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
發(fā)布緊急采購，3分鐘左右您將得到回復。