
Exar Corporation 48720 Kato Road, Fremont CA, 94538  510-668-7017  www.exar.com
SP3232EH_102_031413
9
of 5.5V, the charge pump is enabled. If the
outputvoltages exceedamagnitudeof5.5V,
the charge pump is disabled. This oscillator
controls the four phases of the voltage shift-
ing. A description of each phase follows.
Phase 1
— V
SS charge storage — During this phase
of the clock cycle, the positive side of capaci-
tors C
1 and C2 are initially charged to VCC.
C
l
+
is then switched to GND and the charge
in C
1
–
is transferred to C
2
–
. Since C
2
+
is con-
nected to V
CC, the voltage potential across
capacitor C
2 is now 2 times VCC.
Phase 2
— V
SS transfer — Phase two of the clock
connectsthenegativeterminalofC
2 to the VSS
storagecapacitorandthepositiveterminalof
C
2 to GND. This transfers a negative gener-
ated voltage to C
3. This generated voltage is
regulated to a minimum voltage of -5.5V.
Simultaneous with the transfer of the volt-
age to C
3, the positive side of capacitor C1
is switched to V
CC and the negative side is
connected to GND.
Phase 3
— V
DD charge storage — The third phase of
the clock is identical to the first phase — the
charge transferred in C
1 produces –VCC in
the negative terminal of C
1, which is applied
to the negative side of capacitor C
2. Since
C
2
+
is at V
CC, the voltage potential across C2
is 2 times V
CC.
Phase 4
— V
DD transfer — The fourth phase of
the clock connects the negative terminal
of C
2 to GND, and transfers this positive
generated voltage across C
2 to C4, the
V
DD storage capacitor.
This voltage is
regulated to +5.5V. At this voltage, the in-
ternal oscillator is disabled. Simultaneous
with the transfer of the voltage to C
4, the
positive side of capacitor C
1 is switched
to V
CC and
the
negative side is con-
nected to GND, allowing the charge
pump cycle to begin again. The charge
pump cycle will continue as long as the
operational conditions for the internal
oscillator are present.
Figure 6. SP3232EH Driver Loopback Test Circuit
Figure 8. Loopback Test results at 460kbps
T1 IN
T1 OUT
R1 OUT
Figure 7. Loopback Test results at 120kbps
SP3232EH
GND
TxIN
TxOUT
C1+
C1-
C2+
C2-
V+
V-
VCC
0.1F
+
C2
C5
C1
+
C3
C4
+
0.1F
LOGIC
INPUTS
VCC
5k
RxIN
RxOUT
LOGIC
OUTPUTS
1000pF
DESCRIPTION