- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98136 > SNJ54HC161W (TEXAS INSTRUMENTS INC) HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDFP16 PDF資料下載
參數(shù)資料
| 型號(hào)： | SNJ54HC161W |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 計(jì)數(shù)器 |
| 英文描述： | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDFP16 |
| 封裝： | CERAMIC, DFP-16 |
| 文件頁(yè)數(shù)： | 12/27頁(yè) |
| 文件大?。?/td> | 886K |
| 代理商： | SNJ54HC161W |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)
SN54HC161, SN74HC161
4BIT SYNCHRONOUS BINARY COUNTERS
SCLS297D JANUARY 1996 REVISED SEPTEMBER 2003
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description/ordering information (continued)
These counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. As
presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs
to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.
The clear function for the ’HC161 devices is asynchronous. A low level at the clear (CLR) input sets all four of
the flip-flop outputs low, regardless of the levels of the CLK, load (LOAD), or enable inputs.
The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without
additional gating. Instrumental in accomplishing this function are ENP, ENT, and a ripple-carry output (RCO).
Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a
high-level pulse while the count is maximum (9 or 15 with QA high). This high-level overflow ripple-carry pulse
can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the
level of CLK.
These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that
modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of
the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the
stable setup and hold times.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74HC161PWRE4 | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 |
| SN74HC161DG4 | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 |
| SN74HC161DRG4 | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 |
| SNJ54HC174FK | HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20 |
| SN74HC174PW | HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SNJ54HC163J | 制造商:Texas Instruments 功能描述:Counter Single 4-Bit Sync Binary UP 16-Pin CDIP Tube |
| SNJ54HC164FK | 制造商:Texas Instruments 功能描述: |
| SNJ54HC164J | 制造商:Texas Instruments 功能描述:SHIFT REGISTER SGL 8BIT SERL TO PARALLEL 14CDIP - Rail/Tube 制造商:Texas Instruments 功能描述:8-BIT PAR-OUT SER SHIFT REG |
| SNJ54HC164W | 制造商:Texas Instruments 功能描述: |
| SNJ54HC165FK | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:Shift Register Single 8-Bit Serial/Parallel to Serial 20-Pin LCCC Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。