參數(shù)資料
型號(hào): SNC54LS51J
廠商: TEXAS INSTRUMENTS INC
元件分類(lèi): 門(mén)電路
英文描述: LS SERIES, DUAL 4-INPUT AND-OR-INVERT GATE, CDIP14
封裝: CERAMIC, DIP-14
文件頁(yè)數(shù): 14/25頁(yè)
文件大?。?/td> 893K
代理商: SNC54LS51J
MECHANICAL DATA
MLCC006B – OCTOBER 1996
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
FK (S-CQCC-N**)
LEADLESS CERAMIC CHIP CARRIER
4040140 / D 10/96
28 TERMINAL SHOWN
B
0.358
(9,09)
MAX
(11,63)
0.560
(14,22)
0.560
0.458
0.858
(21,8)
1.063
(27,0)
(14,22)
A
NO. OF
MIN
MAX
0.358
0.660
0.761
0.458
0.342
(8,69)
MIN
(11,23)
(16,26)
0.640
0.739
0.442
(9,09)
(11,63)
(16,76)
0.962
1.165
(23,83)
0.938
(28,99)
1.141
(24,43)
(29,59)
(19,32)
(18,78)
**
20
28
52
44
68
84
0.020 (0,51)
TERMINALS
0.080 (2,03)
0.064 (1,63)
(7,80)
0.307
(10,31)
0.406
(12,58)
0.495
(12,58)
0.495
(21,6)
0.850
(26,6)
1.047
0.045 (1,14)
0.035 (0,89)
0.010 (0,25)
12
13
14
15
16
18
17
11
10
8
9
7
5
4
3
2
0.020 (0,51)
0.010 (0,25)
6
1
28
26
27
19
21
B SQ
A SQ
22
23
24
25
20
0.055 (1,40)
0.045 (1,14)
0.028 (0,71)
0.022 (0,54)
0.050 (1,27)
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004
相關(guān)PDF資料
PDF描述
SNC54LS54J LS SERIES, 10-INPUT AND-OR-INVERT GATE, CDIP14
SNC54S02J S SERIES, QUAD 2-INPUT NOR GATE, CDIP14
SNC54S112J S SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
SNC54S138J S SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDIP16
SNC54S151J S SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CDIP16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SNC54LS86J 制造商:Motorola 功能描述:54LS86 MOT S11K1C
SNC54S10J 制造商:n/a 功能描述:54S10 SEE NOTES
SNC54S112 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET AND CLEAR
SNC54S113 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET
SNC54S114 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK