- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98128 > SN74LVTH2245DBR (TEXAS INSTRUMENTS INC) LVT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20 PDF資料下載
參數(shù)資料
| 型號(hào)： | SN74LVTH2245DBR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | LVT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20 |
| 封裝： | GREEN, PLASTIC, SSOP-20 |
| 文件頁數(shù)： | 9/16頁 |
| 文件大?。?/td> | 484K |
| 代理商： | SN74LVTH2245DBR |
SN54LVTH2245, SN74LVTH2245
3.3V ABT OCTAL BUS TRANSCEIVERS
WITH 3STATE OUTPUTS
SCBS707E SEPTEMBER 1997 REVISED OCTOBER 2003
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description/ordering information (continued)
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup
or pulldown resistors with the bus-hold circuitry is not recommended.
The B-port outputs, which are designed to source or sink up to 12 mA, include equivalent 22-
series resistors
to reduce overshoot and undershoot.
When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.
However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor;
the minimum value of the resistor is determined by the current-sinking capability of the driver.
These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry
disables the outputs, preventing damaging current backflow through the devices when they are powered down.
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,
which prevents driver conflict.
FUNCTION TABLE
INPUTS
OPERATION
OE
DIR
OPERATION
L
B data to A bus
L
H
A data to B bus
H
X
Isolation
logic diagram (positive logic)
DIR
OE
A1
B1
To Seven Other Channels
1
2
19
18
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74LVTH240PWG4 | LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20 |
| SN74LVTH240PWRE4 | LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20 |
| SNJ54LVTH240J | LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CDIP20 |
| SN74LVTH240PWLE | LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20 |
| SN74LVTH240DBLE | LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74LVTH2245DBRE4 | 功能描述:總線收發(fā)器 Octal 25Ohm Buf/Drv With 3-State Outputs RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74LVTH2245DBRG4 | 功能描述:總線收發(fā)器 3.3V ABT Octal 總線收發(fā)器 RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74LVTH2245DGVR | 功能描述:總線收發(fā)器 Tri-St ABT Octal Bus RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74LVTH2245DW | 功能描述:總線收發(fā)器 Tri-St ABT Octal Bus RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74LVTH2245DWE4 | 功能描述:總線收發(fā)器 3.3-V ABT Octal Bus Trncvr W/3-St Otpt RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。