參數(shù)資料
型號： SN74LVT16543DGGR
廠商： TEXAS INSTRUMENTS INC
元件分類： 總線收發(fā)器
英文描述： LVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
封裝： PLASTIC, TSSOP-56
文件頁數(shù)： 7/11頁
文件大?。?/td> 336K
代理商： SN74LVT16543DGGR
SN54LVT16543, SN74LVT16543
3.3V ABT 16BIT REGISTERED TRANSCEIVERS
WITH 3STATE OUTPUTS
SCBS148C MAY 1992 REVISED JULY 1995
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
SN54LVT16543
SN74LVT16543
UNIT
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
MIN
TYP
MAX
UNIT
VIK
VCC = 2.7 V,
II = 18 mA
1.2
V
VCC = MIN to MAX, IOH = 100 A
VCC 0.2
VOH
VCC = 2.7 V,
IOH = 8 mA
2.4
V
VOH
VCC = 3 V
IOH = 24 mA
2
V
VCC = 3 V
IOH = 32 mA
2
VCC = 2.7 V
IOL = 100 A
0.2
VCC = 2.7 V
IOL = 24 mA
0.5
VOL
IOL = 16 mA
0.4
V
VOL
VCC = 3 V
IOL = 32 mA
0.5
V
VCC = 3 V
IOL = 48 mA
0.55
IOL = 64 mA
0.55
VCC = 3.6 V,
VI = VCC or GND
Control inputs
±1
VCC = 0 or MAX,
VI = 5.5 V
Control inputs
10
II
VI = 5.5 V
20
A
II
VCC = 3.6 V
VI = VCC
A or B ports§
5
A
VCC = 3.6 V
VI = 0
A or B ports§
10
Ioff
VCC = 0,
VI or VO = 0 to 4.5 V
±100
A
II(hold)
VCC = 3 V
VI = 0.8 V
A or B ports
75
A
II(hold)
VCC = 3 V
VI = 2 V
A or B ports
75
A
IOZH
VCC = 3.6 V,
VO = 3 V
1
A
IOZL
VCC = 3.6 V,
VO = 0.5 V
1
A
VCC = 3.6 V,
IO = 0,
Outputs high
0.12
ICC
VCC = 3.6 V,
IO = 0,
VI = VCC or GND
Outputs low
5
mA
ICC
VI = VCC or GND
Outputs disabled
0.12
mA
ICC
VCC = 3 V to 3.6 V,
One input at VCC 0.6 V,
Other inputs at VCC or GND
0.2
mA
Ci
VI = 3 V or 0
4
pF
Cio
VO = 3 V or 0
13
pF
All typical values are at VCC = 3.3 V, TA = 25°C.
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
§ Unused pins at VCC or GND
This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
相關(guān)PDF資料
PDF描述
SN74LVT16835DGGR LVT SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56
SN74LVT16835DLR LVT SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56
SN74LVT18245DL LVT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, PDSO56
SN54LVT18245WD LVT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, CDFP56
SN74LVT182502PMLE LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74LVT16543DL 功能描述:總線收發(fā)器 3.3V ABT 16-Bit Reg Trncvr W/3-St Otpt RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
SN74LVT16543DLR 功能描述:總線收發(fā)器 3.3V ABT 16-Bit Reg Trncvr W/3-St Otpt RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
SN74LVT16543DLRG4 制造商:Texas Instruments 功能描述:BUS XCVR DUAL 16CH 3-ST 56SSOP - Tape and Reel
SN74LVT16646DGGR 功能描述:總線收發(fā)器 3.3V ABT 16-Bit Bus Xcvr/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
SN74LVT16646DL 功能描述:總線收發(fā)器 3.3V ABT 16-Bit Bus Xcvr/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*