參數(shù)資料
型號: SN74LVCH16901DGG
廠商: Texas Instruments, Inc.
英文描述: 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS
中文描述: 18位通用總線收發(fā)器奇偶產(chǎn)生器/
文件頁數(shù): 7/11頁
文件大小: 155K
代理商: SN74LVCH16901DGG
SN74LVCH16901
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH PARITY GENERATORS/CHECKERS
SCES145A – OCTOBER 1998 – REVISED MAY 1999
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range (unless otherwise
noted) (see Figures 1 through 3)
VCC = 1.8 V
VCC = 2.5 V
±
0.2 V
VCC = 2.7 V
VCC = 3.3 V
±
0.3 V
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
fclock
Clock frequency
125
125
125
125
MHz
tw
Pulse
duration
CLK
LE high
A, APAR or B, BPAR before CLK
CLKEN before CLK
A, APAR or B, BPAR before LE
A, APAR or B, BPAR after CLK
CLKEN after CLK
A, APAR or B, BPAR after LE
4
3
3
3
ns
3
3
3
3
4.7
2.7
2.8
2.5
tsu
Setup time
4.5
2.9
2.9
2.5
ns
0
2.2
2.1
2
0
1.2
1.2
1.3
th
Hold time
0
1
1.3
1.7
1.3
1.9
1.5
1.7
ns
Texas Instruments SPICE simulation data
switching characteristics over recommended operating free-air temperature range (unless
otherwise noted) (see Figures 1 through 3)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
VCC = 1.8 V
VCC = 2.5 V
±
0.2 V
VCC = 2.7 V
VCC = 3.3 V
±
0.3 V
UNIT
TYP
MIN
MAX
MIN
MAX
MIN
MAX
fmax
125
125
125
125
MHz
A or B
B or A
5.9
1
6.2
5.8
1
5.4
BPAR or APAR
12.7
2
9.9
8.6
2
7.7
APAR or BPAR
BPAR or APAR
7
1
6.7
6.2
1
5.7
ERRA or ERRB
13
2
10.7
9.7
2
8.5
ODD/EVEN
ERRA or ERRB
9.9
1.5
9.7
8.9
1.5
7.8
BPAR or APAR
10.4
1.5
9.3
8.6
1.5
7.5
SEL
BPAR or APAR
6.9
1
7.1
6.9
1
6.1
A or B
6.9
1
7.4
6.8
1
6.1
tpd
CLKAB or CLKBA
BPAR or APAR
parity feedthrough
8.5
1.5
8.1
7.3
1.5
6.6
ns
BPAR or APAR
parity generated
14.1
2.5
11.2
9.7
2
8.7
ERRA or ERRB
14.3
2.5
11.5
9.9
2
8.9
A or B
6.8
1
7
6.5
1
5.8
LEAB or LEBA
BPAR or APAR
parity feedthrough
7.9
1.5
7.7
7
1.5
6.3
BPAR or APAR
parity generated
13.6
2.5
10.8
9.3
2
8.4
ERRA or ERRB
13.5
2.5
10.9
9.5
2
8.5
ten
tdis
ten
tdis
ten
tdis
OEAB or OEBA
B, BPAR or A, APAR
6.8
1.4
7.3
7.1
1
6.3
ns
OEAB or OEBA
B, BPAR or A, APAR
6.9
1.3
7.1
6.2
1.5
5.9
ns
OEAB or OEBA
ERRA or ERRB
7.4
1.4
7.2
6.5
1
5.9
ns
OEAB or OEBA
ERRA or ERRB
9.3
1.3
8.3
7.5
1
6.7
ns
SEL
ERRA or ERRB
7.6
1.4
7.7
7.5
1
6.5
ns
SEL
ERRA or ERRB
7.8
1.3
7.4
6.4
1.5
5.9
ns
Texas Instruments SPICE simulation data
相關(guān)PDF資料
PDF描述
SN75175 Quadruple Differential Line Receiver 16-SOIC 0 to 70
SN75175D Quadruple Differential Line Receiver 16-SOIC 0 to 70
SN75175N Quadruple Differential Line Receiver 16-SOIC 0 to 70
SN761678BDBT TV TUNER IC
SN761678BDBTG4 TV TUNER IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74LVCH16901DGGR 功能描述:通用總線函數(shù) 12-Bit 1-Of-3 FET Mltplxr/Demltplxr RoHS:否 制造商:Texas Instruments 邏輯類型:CMOS 邏輯系列:74VMEH 電路數(shù)量:1 開啟電阻(最大值): 傳播延遲時間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel
SN74LVCH16952ADGGR 功能描述:總線收發(fā)器 16bit Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
SN74LVCH16952ADGVR 功能描述:總線收發(fā)器 16bit Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
SN74LVCH16952ADL 功能描述:總線收發(fā)器 16bit Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
SN74LVCH16952ADLG4 功能描述:總線收發(fā)器 16bit Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel