參數(shù)資料
型號: SN74LVCH16374AZRDR
廠商: TEXAS INSTRUMENTS INC
元件分類: 總線收發(fā)器
英文描述: LVC/LCX/Z SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PBGA54
封裝: LEAD FREE, FBGA-54
文件頁數(shù): 8/15頁
文件大?。?/td> 455K
代理商: SN74LVCH16374AZRDR
www.ti.com
DESCRIPTION/ORDERING INFORMATION (CONTINUED)
GQL OR ZQL PACKAGE
(TOP VIEW)
J
H
G
F
E
D
C
B
A
2
1
3 4
6
5
K
GRD OR ZRD PACKAGE
(TOP VIEW)
J
H
G
F
E
D
C
B
A
2
1
3
4
6
5
SN74LVCH16374A
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS
SCAS757A – DECEMBER 2003 – REVISED OCTOBER 2005
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or
low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the
bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines
without interface or pullup components.
OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while
the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in
a mixed 3.3-V/5-V system environment.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors
with the bus-hold circuitry is not recommended.
The SN74LVCH16374A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus
drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive
transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D)
inputs.
This device is fully specified for partial-power-down applications using I
off. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
TERMINAL ASSIGNMENTS(1)
(56-Ball GQL/ZQL Package)
1
2
3
4
5
6
A
1OE
NC
1CLK
B
1Q2
1Q1
GND
1D1
1D2
C
1Q4
1Q3
VCC
1D3
1D4
D
1Q6
1Q5
GND
1D5
1D6
E
1Q8
1Q7
1D7
1D8
F
2Q1
2Q2
2D2
2D1
G
2Q3
2Q4
GND
2D4
2D3
H
2Q5
2Q6
VCC
2D6
2D5
J
2Q7
2Q8
GND
2D8
2D7
xxx
K
2OE
NC
2CLK
(1)
NC – No internal connection
TERMINAL ASSIGNMENTS(1)
(54-Ball GRD/ZRD Package)
1
2
3
4
5
6
A
1Q1
NC
1OE
1CLK
NC
1D1
B
1Q3
1Q2
NC
1D2
1D3
C
1Q5
1Q4
VCC
1D4
1D5
D
1Q7
1Q6
GND
1D6
1D7
E
2Q1
1Q8
GND
1D8
2D1
F
2Q3
2Q2
GND
2D2
2D3
G
2Q5
2Q4
VCC
2D4
2D5
H
2Q7
2Q6
NC
2D6
2D7
J
2Q8
NC
2OE
2CLK
NC
2D8
(1)
NC – No internal connection
2
相關(guān)PDF資料
PDF描述
SN74LVCH16540ADL LVC/LCX/Z SERIES, DUAL 8-BIT DRIVER, INVERTED OUTPUT, PDSO48
SN74LVCH16543AGQLR LVC/LCX/Z SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PBGA56
SN74LVCH16646ADLR LVC/LCX/Z SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74LVCH16952ADL LVC/LCX/Z SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74LVCH16T245GQLR LVC/LCX/Z SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PBGA56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74LVCH16540ADGGR 功能描述:緩沖器和線路驅(qū)動器 16bit RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SN74LVCH16540ADGVR 功能描述:緩沖器和線路驅(qū)動器 16bit RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SN74LVCH16540ADL 功能描述:緩沖器和線路驅(qū)動器 16bit RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SN74LVCH16540ADLR 功能描述:緩沖器和線路驅(qū)動器 16B Buffer Driver RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SN74LVCH16541ADGG 制造商:Texas Instruments 功能描述: