- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98125 > SN74LVC823ADWRE4 (TEXAS INSTRUMENTS INC) LVC/LCX/Z SERIES, 9-BIT DRIVER, TRUE OUTPUT, PDSO24 PDF資料下載
參數(shù)資料
| 型號(hào)： | SN74LVC823ADWRE4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | LVC/LCX/Z SERIES, 9-BIT DRIVER, TRUE OUTPUT, PDSO24 |
| 封裝： | GREEN, PLASTIC, SOIC-24 |
| 文件頁數(shù)： | 9/16頁 |
| 文件大?。?/td> | 415K |
| 代理商： | SN74LVC823ADWRE4 |
www.ti.com
DESCRIPTION/ORDERING INFORMATION (CONTINUED)
To Eight Other Channels
1D
1Q
CLKEN
CLK
OE
CLR
1
11
14
13
2
R
1D
C1
23
SN74LVC823A
9-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS
SCAS305I – MARCH 1993 – REVISED FEBRUARY 2005
A buffered output-enable (OE) input can be used to place the nine outputs in either a normal logic state (high or
low logic levels) or the high-impedance state. OE does not affect the internal operations of the latch. Previously
stored data can be retained or new data can be entered while the outputs are in the high-impedance state.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators
in a mixed 3.3-V/5-V system environment.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
FUNCTION TABLE
(EACH FLIP-FLOP)
INPUTS
OUTPUT
Q
OE
CLR
CLKEN
CLK
D
L
X
L
H
L
↑
H
L
H
L
↑
L
H
X
Q0
H
X
Z
LOGIC DIAGRAM (POSITIVE LOGIC)
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74LVC828ADWR | LVC/LCX/Z SERIES, 10-BIT DRIVER, INVERTED OUTPUT, PDSO24 |
| SN74LVC828APW | LVC/LCX/Z SERIES, 10-BIT DRIVER, INVERTED OUTPUT, PDSO24 |
| SN74LVC861ADWR | LVC/LCX/Z SERIES, 10-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24 |
| SN74LVC861APWT | LVC/LCX/Z SERIES, 10-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24 |
| SN74LVC861ADBRE4 | LVC/LCX/Z SERIES, 10-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74LVC823ADWRG4 | 功能描述:觸發(fā)器 9B Bus Interface FlipFlop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| SN74LVC823ANSR | 功能描述:觸發(fā)器 9-Bit Bus Intfc FlipFlop W/3-St Otpt RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| SN74LVC823ANSRE4 | 功能描述:觸發(fā)器 9-Bit Bus Intfc FlipFlop W/3-St Otpt RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| SN74LVC823ANSRG4 | 功能描述:觸發(fā)器 9B Bus Interface FlipFlop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| SN74LVC823APW | 功能描述:觸發(fā)器 9-Bit Bus Intfc FlipFlop W/3-St Otpt RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。