- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376411 > SN74LS395N (MOTOROLA INC) 4-BIT SHIFT REGISTER WITH 3-STATE OUTPUTS PDF資料下載
參數(shù)資料
| 型號(hào)： | SN74LS395N |
| 廠商： | MOTOROLA INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | 4-BIT SHIFT REGISTER WITH 3-STATE OUTPUTS |
| 中文描述： | LS SERIES, 4-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16 |
| 封裝： | PLASTIC, DIP-16 |
| 文件頁數(shù)： | 2/6頁 |
| 文件大?。?/td> | 196K |
| 代理商： | SN74LS395N |
5-552
FAST AND LS TTL DATA
SN74LS395
LOGIC DIAGRAM
FUNCTION DESCRIPTION
The SN74LS395 contains four D-type edge-triggered
flip-flops and auxiliary gating to select a D input either from a
Parallel (Pn) input or from the preceding stage. When the
Select input is HIGH, the Pn inputs are enabled. A LOW signal
on the S input enables the serial inputs for shift-right opera-
tions, as indicated in the Truth Table.
State changes are initiated by HIGH-to-LOW transitions on
the Clock Pulse (CP) input. Signals on the Pn, Ds and S inputs
can change when the Clock is in either state, provided that the
recommended set-up and hold times are observed. When the
S input is LOW, a CP HIGH-LOW transition transfers data in
Q0 to Q1, Q1 to Q2, and Q2 to Q3. A left-shift is accomplished
by connecting the outputs back to the Pn inputs, but offset one
place to the left, i.e., O3 to P2, O2 to P1 and O1 to P0, with P3
acting as the linking input from another package.
When the OE input is HIGH, the output buffers are disabled
and the Q0–Q3 outputs are in a high impedance condition.
The shifting, parallel loading or resetting operations can still be
accomplished, however.
MODE SELECT — TRUTH TABLE
Inputs @ tn
S
Outputs @ tn+1
O2
L
O1n
O1n
P2
Operating Mode
MR
CP
Ds
X
H
Pn
X
X
O0
L
H
O1
L
O0n
O0n
P1
O3
L
O2n
O2n
P3
Asynchronous Reset
Shift, SET First Stage
L
H
X
X
L
Shift, RESET First Stage
Parallel Load
H
H
L
H
L
X
X
Pn
L
P0
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
tn, n + 1 = time before and after CP HIGH-to-LOW transition
NOTE:
When OE is HIGH, outputs O0–O3 are in the high impedance state; however, this does not affect other operations or the Q3 output.
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
TA
IOH
IOL
Supply Voltage
4.75
5.0
5.25
V
Operating Ambient Temperature Range
0
25
70
°
C
Output Current — High
–0.4
mA
Output Current — Low
8.0
mA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54LS641J | Octal D-Type Flip-Flop with 3-State Outputs; Package: SOEIAJ-20; No of Pins: 20; Container: Rail; Qty per Container: 40 |
| SN54LS642J | Octal 3-State Inverting Transceiver; Package: SOEIAJ-20; No of Pins: 20; Container: Tape and Reel; Qty per Container: 2000 |
| SN54LS645J | OCTAL BUS TRANSCEIVERS |
| SN54LS74 | Data Selector/Multiplexer 2-Input Q; Package: SOIC 16 LEAD; No of Pins: 16; Container: Tape and Reel; Qty per Container: 2500 |
| SN54LS74A | Data Selector/Multiplexer 2-Input Q; Package: TSSOP-16; No of Pins: 16; Container: Tape and Reel; Qty per Container: 2500 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74LS396N | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| SN74LS398N | 制造商:Motorola Inc 功能描述: |
| SN74LS399 WAF | 制造商:ON Semiconductor 功能描述: |
| SN74LS399D | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 Quadruple 2-Input RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| SN74LS399DE4 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 Quadruple 2-Input RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。