- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376414 > SN74LS259N (ON SEMICONDUCTOR) LOW POWER SCHOTTKY PDF資料下載
參數(shù)資料
| 型號： | SN74LS259N |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 通用總線功能 |
| 英文描述： | LOW POWER SCHOTTKY |
| 中文描述： | LS SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDIP16 |
| 封裝： | PLASTIC, DIP-16 |
| 文件頁數(shù)： | 3/8頁 |
| 文件大?。?/td> | 142K |
| 代理商： | SN74LS259N |
E
C
MODE
L
H
L
H
H
H
L
L
Addressable Latch
Memory
Active HIGH Eight-Channel
Demultiplexer
Clear
MODE SELECTION
X = Don’t Care Condition
L = LOW Voltage Level
H = HIGH Voltage Level
Q
N–1
= Previous Output State
SN74LS259
http://onsemi.com
3
LOGIC DIAGRAM
E
D
A
0
A
1
A
2
C
Q
0
Q
1
Q
2
Q
3
Q
4
Q
5
Q
6
Q
7
14
1
2
6
7
3
4
5
9
11
12
10
13
15
V
CC
= PIN 16
GND = PIN 8
= PIN NUMBERS
FUNCTIONAL DESCRIPTION
The SN74LS259 has four modes of operation as shown in
the mode selection table. In the addressable latch mode, data
on the Data line (D) is written into the addressed latch.The
addressed latch will follow the data input with all
non-addressed latches remaining in their previous states. In
the memory mode, all latches remain in their previous state
and are unaffected by the Data or Address inputs.
In the one-of-eight decoding or demultiplexing mode, the
addressed output will follow the state of the D input with all
other inputs in the LOW state. In the clear mode all outputs
are LOW and unaffected by the address and data inputs.
When operating the SN74LS259 as an addressable latch,
changing more then one bit of the address could impose a
transient wrong address. Therefore, this should only be done
while in the memory mode.
The truth table below summarizes the operations.
TRUTH TABLE
PRESENT OUTPUT STATES
C E D A
0
L H X
L L L
L L H
L L L
L L H
L L H
A
1
X
L
L
L
L
H
A
2
X
L
L
L
L
Q
0
L
L
H
L
L
Q
1
L
L
L
L
H
Q
2
L
L
L
L
L
Q
3
L
L
L
L
L
L
Q
4
L
L
L
L
L
Q
5
L
L
L
L
L
Q
6
L
L
L
L
L
Q
7
L
L
L
L
L
MODE
X
L
L
H
H
Clear
Demultiplex
H
H
L
L
L
L
L
L
H
H H X
X
X
X
Q
N–1
L
H
Q
N–1
Q
N–1
Memory
H I
H L H
H L L
H L H
H L L
H L H
I
L
L
H
H
L
L
L
L
H
H
L
L
L
L
Q
N–1
Q
N–1
L
H
Q
N–1
Q
N–1
Q
N–1
Q
N–1
Q
N–1
Addressable
Latch
H
H
H
H
Q
N–1
Q
N–1
Q
N–1
Q
N–1
L
H
相關PDF資料 |
PDF描述 |
|---|---|
| SN74LS260D | DUAL 5-INPUT NOR GATE |
| SN54LS260 | Octal Bidirectional Transceiver with 3-State Inputs/Outputs; Package: SOEIAJ-20; No of Pins: 20; Container: Rail; Qty per Container: 40 |
| SN54LS260J | Octal Bidirectional Transceiver with 3-State Inputs/Outputs; Package: 20 LEAD PDIP; No of Pins: 20; Container: Rail; Qty per Container: 18 |
| SN74LS260N | DUAL 5-INPUT NOR GATE |
| SN74LS260 | LOW POWER SCHOTTKY |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SN74LS259ND | 制造商:TI 功能描述:74LS259 S10L1B |
| SN74LS2600D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN74LS260N | 制造商:Motorola 功能描述:74LS260 MOT'93 |
| SN74LS261D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN74LS266D | 功能描述:邏輯門 Quad 2 Input RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。