- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376414 > SN74LS221D (MOTOROLA INC) 500mA, 8V,±4% Tolerance, Voltage Regulator, Ta = -40°C to +125°C; Package: DPAK 4 LEAD Single Gauge Surface Mount; No of Pins: 4; Container: Rail; Qty per Container: 75 PDF資料下載
參數(shù)資料
| 型號(hào)： | SN74LS221D |
| 廠商： | MOTOROLA INC |
| 元件分類： | 諧振器 |
| 英文描述： | 500mA, 8V,±4% Tolerance, Voltage Regulator, Ta = -40°C to +125°C; Package: DPAK 4 LEAD Single Gauge Surface Mount; No of Pins: 4; Container: Rail; Qty per Container: 75 |
| 中文描述： | LS SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16 |
| 封裝： | SOIC-16 |
| 文件頁數(shù)： | 2/7頁 |
| 文件大小： | 193K |
| 代理商： | SN74LS221D |
5-381
FAST AND LS TTL DATA
SN54/74LS221
OPERATIONAL NOTES
Once in the pulse trigger mode, the output pulse width is
determined by tW = RextCextIn2, as long as Rext and Cext are
within their minimum and maximum valves and the duty cycle
is less than 50%. This pulse width is essentially independent
of VCC and temperature variations. Output pulse widths varies
typically no more than
±
0.5% from device to device.
If the duty cycle, defined as being 100
tW
input
period of the input pulse, rises above 50%, the output pulse
width will become shorter. If the duty cycle varies between
low and high valves, this causes the output pulse width to
vary in length, or jitter. To reduce jitter to a minimum, Rext
should be as large as possible. (Jitter is independent of Cext).
With Rext = 100K, jitter is not appreciable until the duty cycle
approaches 90%.
Although the LS221 is pin-for-pin compatible with the
LS123, it should be remembered that they are not functionally
identical. The LS123 is retriggerable so that the output is
dependent upon the input transitions once it is high. This is not
the case for the LS221. Also note that it is recommended to
externally ground the LS123 Cext pin. However, this cannot be
done on the LS221.
The SN54LS/74LS221 is a dual, monolithic, non-retrigger-
able, high-stability one shot. The output pulse width, tW can be
varied over 9 decades of timing by proper selection of the
external timing components, Rext and Cext.
Pulse triggering occurs at a voltage level and is, therefore,
independent of the input slew rate. Although all three inputs
have this Schmitt-trigger effect, only the B input should be
used for very long transition triggers (
≥
1.0
μ
V/s). High
immunity to VCC noise (typically 1.5 V) is achieved by internal
latching circuitry. However, standard VCC bypassing is
strongly recommended.
The LS221 has four basic modes of operation.
T
Clear Mode:
If the clear input is held low, irregardless of
the previous output state and other input
states, the Q output is low.
Inhibit Mode:
If either the A input is high or the B input is
low, once the Q output goes low, it cannot be
retriggered by other inputs.
Pulse Trigger
Mode:
A transition of the A or B inputs as indicated
in the functional truth table will trigger the Q
output to go high for a duration determined
by the tW equation described above; Q will
go low for a corresponding length of time.
The Clear input may also be used to trigger
an output pulse, but special logic precondi-
tioning on the A or B inputs must be done as
follows:
Following any output triggering action
using the A or B inputs, the A input must
be set high OR the B input must be set
low to allow Clear to be used as a trigger.
Inputs should then be set up per the truth
table (without triggering the output) to
allow Clear to be used a trigger for the
output pulse.
If the Clear pin is routinely being used to
trigger the output pulse, the A or B inputs
must be toggled as described above
before and between each Clear trigger
event.
Once triggered, as long as the output
remains high, all input transitions (except
overriding Clear) are ignored.
Overriding
Clear Mode:
If the Q output is high, it may be forced low
by bringing the clear input low.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74LS22D | PHEMT Low Noise +31 dBm OIP3 in MiniPak |
| SN74LS22N | Low distortion PIN attenuator diode |
| SN74LS241DW | OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS |
| SN54LS244J | OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS |
| SN54LS241J | OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74LS221D | 制造商:Texas Instruments 功能描述:Multivibrator Logic IC |
| SN74LS221DB | 制造商:Texas Instruments 功能描述: |
| SN74LS221DBR | 功能描述:單穩(wěn)態(tài)多諧振蕩器 Dual w/Schmitt-trgr inputs RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時(shí)間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| SN74LS221DBRE4 | 功能描述:單穩(wěn)態(tài)多諧振蕩器 Dual w/Schmitt-trgr inputs RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時(shí)間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| SN74LS221DBRG4 | 功能描述:單穩(wěn)態(tài)多諧振蕩器 Dual 單穩(wěn)態(tài)多諧振蕩器s RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時(shí)間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。