參數(shù)資料
型號(hào): SN74LS194D
廠(chǎng)商: Motorola, Inc.
英文描述: Low Noise Broadband Silicon RFIC Amplifier
中文描述: 4位雙向通用移位寄存器
文件頁(yè)數(shù): 2/6頁(yè)
文件大小: 215K
代理商: SN74LS194D
5-361
FAST AND LS TTL DATA
SN54/74LS194A
LOGIC DIAGRAM
FUNCTIONAL DESCRIPTION
The Logic Diagram and Truth Table indicate the functional
characteristics of the LS194A 4-Bit Bidirectional Shift Regis-
ter. The LS194A is similar in operation to the Motorola LS195A
Universal Shift Register when used in serial or parallel data
register transfers. Some of the common features of the two
devices are described below:
All data and mode control inputs are edge-triggered,
responding only to the LOW to HIGH transition of the Clock
(CP). The only timing restriction, therefore, is that the mode
control and selected data inputs must be stable one set-up
time prior to the positive transition of the clock pulse.
The register is fully synchronous, with all operations taking
place in less than 15 ns (typical) making the device especially
useful for implementing very high speed CPUs, or the memory
buffer registers.
The four parallel data inputs (P0, P1, P2, P3) are D-type
inputs. When both S0 and S1 are HIGH, the data appearing on
P0, P1, P2, and P3 inputs is transferred to the Q0, Q1, Q2, and
Q3 outputs respectively following the next LOW to HIGH
transition of the clock.
The asynchronous Master Reset (MR), when LOW, over-
rides all other input conditions and forces the Q outputs LOW.
Special logic features of the LS194A design which increase
the range of application are described below:
Two mode control inputs (S0, S1) determine the synchro-
nous operation of the device. As shown in the Mode Selection
Table, data can be entered and shifted from left to right (shift
right, Q0
o
Q1, etc.) or right to left (shift left, Q3
o
Q2, etc.), or
parallel data can be entered loading all four bits of the register
simultaneously. When both S0 and S1,are LOW, the existing
data is retained in a “do nothing” mode without restricting the
HIGH to LOW clock transition.
D-type serial data inputs (DSR, DSL) are provided on both
the first and last stages to allow multistage shift right or shift left
data transfers without interfering with parallel load operation.
MODE SELECT — TRUTH TABLE
OPERATING MODE
INPUTS
OUTPUTS
Q2
MR
L
S1
X
S0
X
DSR
X
DSL
X
Pn
X
Q0
L
Q1
L
Q3
L
Reset
L
Hold
H
I
I
X
X
X
q0
q1
q1
L
H
q1
q2
q2
q0
q0
P1
q2
q3
q3
q1
q1
P2
q3
L
H
Shift Left
H
H
h
h
I
I
X
X
I
X
X
h
Shift Right
H
H
I
I
h
h
I
h
X
X
X
X
q2
q2
P3
Parallel Load
H
h
h
X
X
Pn
P0
L = LOW Voltage Level
H = HIGH Voltage Level
X = Don’t Care
I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition
h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition
pn (qn) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.
相關(guān)PDF資料
PDF描述
SN54LS194J 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
SN74LS194N 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
SN74LS20D 500mA, 6V,±4% Tolerance, Voltage Regulator, Ta = 0°C to +125°C; Package: DPAK 4 LEAD Single Gauge Surface Mount; No of Pins: 4; Container: Rail; Qty per Container: 75
SN74LS20N 500mA, 6V,±4% Tolerance, Voltage Regulator, Ta = 0°C to +125°C; Package: DPAK 4 LEAD Single Gauge Surface Mount; No of Pins: 4; Container: Tape and Reel; Qty per Container: 2500
SN74LS21D 500mA, 8V,±2% Tolerance, Voltage Regulator, Ta = -40°C to +125°C; Package: DPAK 4 LEAD Single Gauge Surface Mount; No of Pins: 4; Container: Rail; Qty per Container: 75
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74LS195AD 制造商:Rochester Electronics LLC 功能描述:- Bulk
SN74LS195ADR 制造商:Rochester Electronics LLC 功能描述:- Bulk
SN74LS195ADR2 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:ON Semiconductor 功能描述:Shift Register Single 4-Bit Serial/Parallel to Serial/Parallel 16-Pin SOIC T/R
SN74LS195AJ 制造商:Motorola Inc 功能描述:
SN74LS195AN 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:ON Semiconductor 功能描述: 制造商:Texas Instruments 功能描述: