參數(shù)資料
型號(hào)： SN74AVC1T45DBVRE4
廠商： TEXAS INSTRUMENTS INC
元件分類： 總線收發(fā)器
英文描述： AVC SERIES, 1-BIT TRANSCEIVER, TRUE OUTPUT, PDSO6
封裝： GREEN, PLASTIC, SOT-23, 6 PIN
文件頁(yè)數(shù)： 7/27頁(yè)
文件大?。?/td> 909K
代理商： SN74AVC1T45DBVRE4
www.ti.com
APPLICATION INFORMATION
1
2
3
6
5
4
VCC1
VCC2
SYSTEM-1
SYSTEM-2
DIR CTRL
I/O-1
I/O-2
Pullup/Pulldown
or Bus Hold
VCC2
Pullup/Pulldown
or Bus Hold
Enable Times
SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS
SCES530G – DECEMBER 2003 – REVISED JANUARY 2008
Figure 3 shows the SN74AVC1T45 being used in a bidirectional logic level-shifting application. Since the
SN74AVC1T45 does not have an output-enable (OE) pin, the system designer should take precautions to avoid
bus contention between SYSTEM-1 and SYSTEM-2 when changing directions.
The following table shows data transmission from SYSTEM-1 to SYSTEM-2 and then from SYSTEM-2 to
SYSTEM-1.
STATE
DIR CTRL
I/O-1
I/O-2
DESCRIPTION
1
H
Out
In
SYSTEM-1 data to SYSTEM-2
SYSTEM-2 is getting ready to send data to SYSTEM-1. I/O-1 and I/O-2 are disabled. The
2
H
Hi-Z
bus-line state depends on pullup or pulldown.(1)
DIR bit is flipped. I/O-1 and I/O-2 still are disabled. The bus-line state depends on pullup or
3
L
Hi-Z
pulldown.(1)
4
L
In
Out
SYSTEM-2 data to SYSTEM-1
(1)
SYSTEM-1 and SYSTEM-2 must use the same conditions, i.e., both pullup or both pulldown.
Figure 3. Bidirectional Logic Level-Shifting Application
Calculate the enable times for the SN74AVC1T45 using the following formulas:
t
PZH (DIR to A) = tPLZ (DIR to B) + tPLH (B to A)
t
PZL (DIR to A) = tPHZ (DIR to B) + tPHL (B to A)
t
PZH (DIR to B) = tPLZ (DIR to A) + tPLH (A to B)
t
PZL (DIR to B) = tPHZ (DIR to A) + tPHL (A to B)
In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is
switched until an output is expected. For example, if the SN74AVC1T45 initially is transmitting from A to B, then
the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B
port has been disabled, an input signal applied to it appears on the corresponding A port after the specified
propagation delay.
Copyright 2003–2008, Texas Instruments Incorporated
15
Product Folder Link(s): SN74AVC1T45
相關(guān)PDF資料
PDF描述
SN74AVC1T45YEPR AVC SERIES, 1-BIT TRANSCEIVER, TRUE OUTPUT, PBGA6
SN74AVC24T245GRGR AVC SERIES, HEX 4-BIT TRANSCEIVER, TRUE OUTPUT, PBGA83
SN74AVC32244GKE AVC SERIES, OCTAL 4-BIT DRIVER, TRUE OUTPUT, PBGA96
SN74AVC32373GKER AVC SERIES, QUAD 8-BIT DRIVER, TRUE OUTPUT, PBGA96
SN74AVC4T245PWRE4 AVC SERIES, DUAL 2-BIT TRANSCEIVER, TRUE OUTPUT, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74AVC1T45DBVRG4 功能描述:轉(zhuǎn)換 - 電壓電平 SNGLB Dual Supply Bus Trancvr RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
SN74AVC1T45DBVT 功能描述:轉(zhuǎn)換 - 電壓電平 Single-Bit Dual Supply Bus Trans RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
SN74AVC1T45DBVTE4 功能描述:轉(zhuǎn)換 - 電壓電平 Single-Bit Dual Supply Bus Trans RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
SN74AVC1T45DBVTG4 功能描述:轉(zhuǎn)換 - 電壓電平 SNGLB Dual Supply Bus Trancvr RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
SN74AVC1T45DCKR 功能描述:轉(zhuǎn)換 - 電壓電平 SINGLE-BIT BUS TRANSCEIVER RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*