- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98107 > SN74AUP3G17YFPR (TEXAS INSTRUMENTS INC) AUP/ULP/V SERIES, TRIPLE 1-INPUT INVERT GATE, PBGA8 PDF資料下載
參數(shù)資料
| 型號： | SN74AUP3G17YFPR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 門電路 |
| 英文描述： | AUP/ULP/V SERIES, TRIPLE 1-INPUT INVERT GATE, PBGA8 |
| 封裝： | 0.20 MM, LEAD FREE, WCSP-8 |
| 文件頁數(shù)： | 19/19頁 |
| 文件大?。?/td> | 717K |
| 代理商： | SN74AUP3G17YFPR |
5, 10, 15, 30 pF
VCC/2
VCC
0.15 V
VCC = 1.2 V
± 0.1 V
VCC = 0.8 V
VCC = 1.5 V
± 0.1 V
VCC = 1.8 V
± 0.15 V
VCC = 2.5 V
± 0.2 V
VCC = 3.3 V
± 0.3 V
5, 10, 15, 30 pF
VCC/2
VCC
0.1 V
5, 10, 15, 30 pF
VCC/2
VCC
0.1 V
5, 10, 15, 30 pF
VCC/2
VCC
0.1 V
CL
VM
VI
V
5, 10, 15, 30 pF
VCC/2
VCC
0.15 V
5, 10, 15, 30 pF
VCC/2
VCC
0.3 V
Output
Waveform 1
S1 at 2 xVCC
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
VCC
0 V
VOL + V
VOH - V
≈0 V
VCC
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
Output
Control
VCC/2
tPLZ/tPZL
tPHZ/tPZH
2 x VCC
GND
TEST
S1
From Output
Under Test
CL
(see Note A)
LOAD CIRCUIT
S1
GND
5 k
2 x VCC
www.ti.com
SCES765B – DECEMBER 2009 – REVISED MARCH 2010
PARAMETER MEASUREMENT INFORMATION
(Enable and Disable Times)
A.
CL includes probe and jig capacitance.
B.
Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output
control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the
output control.
C.
All input pulses are supplied by generators having the following characteristics: PRR
≤ 10 MHz, ZO = 50 , tr/tf = 3 ns.
D.
The outputs are measured one at a time, with one transition per measurement.
E.
tPLZ and tPHZ are the same as tdis.
F.
tPLH and tPHL are the same as tpd.
G.
All parameters and waveforms are not applicable to all devices.
Figure 4. Load Circuit and Voltage Waveforms
Copyright 2009–2010, Texas Instruments Incorporated
9
Product Folder Link(s): SN74AUP3G17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74AUP3G34RSER | AUP/ULP/V SERIES, TRIPLE 1-INPUT NON-INVERT GATE, QCC8 |
| SN74AUP3G34YFPR | AUP/ULP/V SERIES, TRIPLE 1-INPUT NON-INVERT GATE, PBGA8 |
| SN74AVC126DR | AVC SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| SN74AVC16244DGV | AVC SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| SN74AVC16244DGGE4 | AVC SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74AUP3G34DCUR | 功能描述:緩沖器和線路驅(qū)動器 Low-Power Triple Buffer Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| SN74AUP3G34DCUR | 制造商:Texas Instruments 功能描述:Buffer Logic IC 制造商:Texas Instruments 功能描述:IC, NON INVERTING BUFFER, US8-8 |
| SN74AUP3G34DCURG4 | 功能描述:邏輯門 Low-Pwr Triple Bfr RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| SN74AUP3G34DQER | 功能描述:緩沖器和線路驅(qū)動器 Low-Power Triple Buffer Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| SN74AUP3G34RSER | 功能描述:緩沖器和線路驅(qū)動器 Lo-Pwr Trpl Buffer Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。