- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98107 > SN74AUP2G00RSER (TEXAS INSTRUMENTS INC) AUP/ULP/V SERIES, DUAL 2-INPUT NAND GATE, PQCC8 PDF資料下載
參數(shù)資料
| 型號： | SN74AUP2G00RSER |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 門電路 |
| 英文描述： | AUP/ULP/V SERIES, DUAL 2-INPUT NAND GATE, PQCC8 |
| 封裝： | GREEN, PLASTIC, MO-228UECD, UQFN-8 |
| 文件頁數(shù)： | 11/18頁 |
| 文件大小： | 716K |
| 代理商： | SN74AUP2G00RSER |
1
2
7
3
6
1A
1B
2Y
5
1Y
2B
2A
SCES752C – SEPTEMBER 2009 – REVISED MAY 2010
www.ti.com
The SN74AUP2G00 performs the Boolean function Y = A B or Y = A + B in positive logic.
NanoStar package technology is a major breakthrough in IC packaging concepts, using the die as the
package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
ORDERING INFORMATION
TA
PACKAGE(1) (2)
ORDERABLE PART NUMBER
TOP-SIDE MARKING(3)
NanoStar – WCSP (DSBGA)
Reel of 3000
SN74AUP2G00YFPR
_ _ _ H A _
0.23-mm Large Bump – YFP (Pb-free)
uQFN – DQE
Reel of 5000
SN74AUP2G00DQER
PN
–40°C to 85°C
QFN – RSE
Reel of 5000
SN74AUP2G00RSER
PN
SSOP – DCU
Reel of 3000
SN74AUP2G00DCUR
H00_
(1)
Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
(2)
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
(3)
DCU: The actual top-side marking has one additional character that designates the wafer fab/assembly site.
YFP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following
character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).
FUNCTION TABLE
INPUTS
OUTPUT
Y
A
B
L
H
L
X
H
X
L
H
L
LOGIC DIAGRAM (POSITIVE LOGIC)
Pin number shown are for DCU and DQE packages.
2
Copyright 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP2G00
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74AUP2G06DSFR | AUP/ULP/V SERIES, DUAL 1-INPUT INVERT GATE, PDSO6 |
| SN74AUP2G07DCKR | DRIVER, PDSO6 |
| SN74AUP2G126YZPR | AUP/ULP/V SERIES, 2-BIT DRIVER, TRUE OUTPUT, PBGA8 |
| SN74AUP2G79DCUR | AUP/ULP/V SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO8 |
| SN74AUP2G80DCUR | AUP/ULP/V SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74AUP2G00YFPR | 功能描述:邏輯門 Low-Pwr Dual 2-Inp Pos-NAND Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| SN74AUP2G02DCUR | 功能描述:邏輯門 Lo-Pwr Dual 2-Input RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| SN74AUP2G02DQER | 功能描述:邏輯門 Low-Pwr Dual 2-In Pos-NOR Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| SN74AUP2G02RSER | 功能描述:邏輯門 Low-Pwr Dual 2-Input Pos-NOR Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| SN74AUP2G02YFPR | 功能描述:邏輯門 Low-Pwr Dual 2-Inp Pos-NOR Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。