參數(shù)資料
型號: SN74AUP1G98DCKTG4
廠商: TEXAS INSTRUMENTS INC
元件分類: 標準邏輯
英文描述: SPECIALTY LOGIC CIRCUIT, PDSO6
封裝: GREEN, PLASTIC, SC-70, 6 PIN
文件頁數(shù): 12/29頁
文件大?。?/td> 1213K
代理商: SN74AUP1G98DCKTG4
AUP
LVC
AUP
LVC
Static-Power Consumption
(
A)
Dynamic-Power Consumption
(pF)
Single, dual, and triple gates
3.3-V
Logic
3.3-V
Logic
0%
20%
40%
60%
80%
100%
0%
20%
40%
60%
80%
100%
0.5
0
0.5
1
1.5
2
2.5
3
3.5
0
5
10
15
20
25
30
35
40
45
Time ns
V
oltage
V
AUP1G08 data at CL = 15 pF
Switching Characteristics
at 25 MHz
Output
Input
SCES506H – NOVEMBER 2003 – REVISED MAY 2010
www.ti.com
Figure 1. AUP – The Lowest-Power Family
Figure 2. Excellent Signal Integrity
NanoStar package technology is a major breakthrough in IC packaging concepts, using the die as the
package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
ORDERING INFORMATION(1)
ORDERABLE
TOP-SIDE
TA
PACKAGE(2)
PART NUMBER
MARKING(3)
NanoStar – WCSP (DSBGA)
Reel of 3000
SN74AUP1G98YFPR
_ _ _ H R _
0.23-mm Large Bump – YFP (Pb-free)
NanoStar – WCSP (DSBGA)
Reel of 3000
SN74AUP1G98YZPR
_ _ _ H R _
0.23-mm Large Bump – YZP (Pb-free)
QFN – DRY
Reel of 5000
SN74AUP1G98DRYR
HR
–40°C to 85°C
uQFN – DSF
Reel of 5000
SN74AUP1G98DSFR
HR
SOT (SOT-23) – DBV
Reel of 3000
SN74AUP1G98DBVR
H98_
SOT (SC-70) – DCK
Reel of 3000
SN74AUP1G98DCKR
HR_
SOT (SOT-553) – DRL
Reel of 4000
SN74AUP1G98DRLR
(1)
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
(2)
Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
(3)
DBV/DCK/DRL: The actual top-side marking has one additional character that designates the wafer fab/assembly site.
YFP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following
character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb,
● = Pb-free).
FUNCTION TABLE
INPUTS
OUTPUT
Y
C
B
A
L
H
L
H
L
H
L
H
L
H
L
H
L
H
L
H
L
H
L
2
Copyright 2003–2010, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP1G98
相關(guān)PDF資料
PDF描述
SN74AUP1G99DCUT SPECIALTY LOGIC CIRCUIT, PDSO8
SN74AUP1T02DCKT AUP/ULP/V SERIES, 2-INPUT NOR GATE, PDSO5
SN74AUP1T158DCKT AUP/ULP/V SERIES, 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO6
SN74AUP1T87DCKR XNOR GATE, PDSO5
SN74AUP1T87DCKT XNOR GATE, PDSO5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74AUP1G98DRLR 功能描述:邏輯門 Lo Pwr Cnfgrble Mult Function Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
SN74AUP1G98DRLRG4 功能描述:邏輯門 Lo PWR Config Multi Funct Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
SN74AUP1G98DRYR 功能描述:邏輯門 Low-Pwr Config Mult- Function Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
SN74AUP1G98DSFR 功能描述:邏輯門 Low-Pwr Config Mult- Function Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
SN74AUP1G98YEPR 功能描述:IC GATE MULT-FUNC CONFIG 6-DSBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 柵極和逆變器 - 多功能,可配置 系列:74AUP 產(chǎn)品變化通告:Product Obsolescence 05/Oct/2010 標準包裝:100 系列:- 邏輯類型:可配置多功能 電路數(shù):2 輸入數(shù):2 施密特觸發(fā)器輸入:無 輸出類型:差分 輸出電流高,低:- 電源電壓:2.375 V ~ 3.465 V 工作溫度:-40°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-LBGA,F(xiàn)CBGA 供應商設(shè)備封裝:16-FCBGA(4x4) 包裝:帶卷 (TR)