參數(shù)資料
型號: SN74AUP1G32DCKT
廠商: TEXAS INSTRUMENTS INC
元件分類: 門電路
英文描述: AUP/ULP/V SERIES, 2-INPUT OR GATE, PDSO5
封裝: GREEN, PLASTIC, SC-70, 5 PIN
文件頁數(shù): 24/25頁
文件大?。?/td> 1142K
代理商: SN74AUP1G32DCKT
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR
≤ 10 MHz, ZO = 50 , tr/tf = 3 ns.
D. The outputs are measured one at a time, with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. All parameters and waveforms are not applicable to all devices.
5, 10, 15, 30 pF
VCC/2
VCC
0.15 V
VCC = 1.2 V
± 0.1 V
VCC = 0.8 V
VCC = 1.5 V
± 0.1 V
VCC = 1.8 V
± 0.15 V
VCC = 2.5 V
± 0.2 V
VCC = 3.3 V
± 0.3 V
5, 10, 15, 30 pF
VCC/2
VCC
0.1 V
5, 10, 15, 30 pF
VCC/2
VCC
0.1 V
5, 10, 15, 30 pF
VCC/2
VCC
0.1 V
CL
VM
VI
V
5, 10, 15, 30 pF
VCC/2
VCC
0.15 V
5, 10, 15, 30 pF
VCC/2
VCC
0.3 V
Output
Waveform 1
S1 at 2
× VCC
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
VCC
0 V
VOL + V
VOH V
≈0 V
VCC
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
Output
Control
VCC/2
tPLZ/tPZL
tPHZ/tPZH
2
× VCC
GND
TEST
S1
From Output
Under Test
CL
(see Note A)
LOAD CIRCUIT
S1
GND
5 k
5 k
2
× VCC
SCES580F – JUNE 2004 – REVISED MARCH 2010
www.ti.com
PARAMETER MEASUREMENT INFORMATION
(Enable and Disable Times)
Figure 4. Load Circuit and Voltage Waveforms
8
Copyright 2004–2010, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP1G32
相關(guān)PDF資料
PDF描述
SN74AUP1G34DCKT AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO5
SN74AUP1G57DCKR SPECIALTY LOGIC CIRCUIT, PDSO6
SN74AUP1G57YZPR SPECIALTY LOGIC CIRCUIT, BGA6
SN74AUP1G58DCKT SPECIALTY LOGIC CIRCUIT, PDSO6
SN74AUP1G79DBVTE4 AUP/ULP/V SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74AUP1G32DCKTE4 功能描述:邏輯門 Lo PWR SNGL 2Input Pos OR Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
SN74AUP1G32DCKTG4 功能描述:邏輯門 Lo PWR SNGL 2Input Pos OR Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
SN74AUP1G32DPWR 功能描述:OR Gate IC 1 Channel 4-X2SON (0.80x0.80) 制造商:texas instruments 系列:74AUP 包裝:剪切帶(CT) 零件狀態(tài):有效 邏輯類型:或門 電路數(shù):1 輸入數(shù):2 特性:- 電壓 - 電源:0.8 V ~ 3.6 V 電流 - 靜態(tài)(最大值):0.5μA 電流 - 輸出高,低:4mA,4mA 邏輯電平 - 低:0.7 V ~ 0.9 V 邏輯電平 - 高:1.6 V ~ 2 V 不同 V,最大 CL 時的最大傳播延遲:6.4ns @ 3.3V,30pF 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 供應(yīng)商器件封裝:4-X2SON(0.80x0.80) 封裝/外殼:4-XFDFN 裸露焊盤 標(biāo)準(zhǔn)包裝:1
SN74AUP1G32DRLR 功能描述:邏輯門 LoPwrSngl2Inpt+ORGt RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
SN74AUP1G32DRLRG4 功能描述:邏輯門 Lo PWR SNGL 2Input Pos OR Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel