參數(shù)資料
型號: SN74AUP1G125YEPR
廠商: TEXAS INSTRUMENTS INC
元件分類: 總線收發(fā)器
英文描述: AUP/ULP/V SERIES, 1-BIT DRIVER, TRUE OUTPUT, BGA5
封裝: DSBGA-5
文件頁數(shù): 17/17頁
文件大?。?/td> 436K
代理商: SN74AUP1G125YEPR
www.ti.com
PARAMETER MEASUREMENT INFORMATION
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR
≤ 10 MHz, ZO = 50 , tr/tf = 3 ns.
D. The outputs are measured one at a time, with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. All parameters and waveforms are not applicable to all devices.
5, 10, 15, 30 pF
VCC/2
VCC
0.15 V
VCC = 1.2 V
± 0.1 V
VCC = 0.8 V
VCC = 1.5 V
± 0.1 V
VCC = 1.8 V
± 0.15 V
VCC = 2.5 V
± 0.2 V
VCC = 3.3 V
± 0.3 V
5, 10, 15, 30 pF
VCC/2
VCC
0.1 V
5, 10, 15, 30 pF
VCC/2
VCC
0.1 V
5, 10, 15, 30 pF
VCC/2
VCC
0.1 V
CL
VM
VI
V
5, 10, 15, 30 pF
VCC/2
VCC
0.15 V
5, 10, 15, 30 pF
VCC/2
VCC
0.3 V
Output
Waveform 1
S1 at 2
× VCC
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
VCC
0 V
VOL + V
VOH V
≈0 V
VCC
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
Output
Control
VCC/2
tPLZ/tPZL
tPHZ/tPZH
2
× VCC
GND
TEST
S1
From Output
Under Test
CL
(see Note A)
LOAD CIRCUIT
S1
GND
5 k
5 k
2
× VCC
SN74AUP1G125
LOW-POWER SINGLE BUS BUFFER GATE
WITH 3-STATE OUTPUT
SCES595E – JULY 2004 – REVISED JULY 2005
(Enable and Disable Times)
Figure 4. Load Circuit and Voltage Waveforms
9
相關(guān)PDF資料
PDF描述
SN74AUP1G14YZPR AUP/ULP/V SERIES, 1-INPUT INVERT GATE, BGA5
SN74AUP1G14DCKT AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5
SN74AUP1G17DBVRG4 AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO5
SN74AUP1G17MDCKREP AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO5
SN74AUP1G240DBVT AUP/ULP/V SERIES, 1-BIT DRIVER, INVERTED OUTPUT, PDSO5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74AUP1G125YFPR 功能描述:緩沖器和線路驅(qū)動器 Lo-Pwr Sgl Bus Bfr Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SN74AUP1G125YZPR 功能描述:緩沖器和線路驅(qū)動器 LoPwrSngl BusBffrGt RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SN74AUP1G125YZTR 功能描述:緩沖器和線路驅(qū)動器 Lo PWR SNGL Bus Bufr Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SN74AUP1G126DBVR 功能描述:緩沖器和線路驅(qū)動器 Lo Pwr Sngl Bus Buffer Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SN74AUP1G126DBVT 功能描述:緩沖器和線路驅(qū)動器 Lo PWR SNGL Bus Bufr Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel