參數(shù)資料
型號: SN74AUP1G07YEPR
廠商: TEXAS INSTRUMENTS INC
元件分類: 門電路
英文描述: AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PBGA5
封裝: DSBGA-5
文件頁數(shù): 6/13頁
文件大?。?/td> 417K
代理商: SN74AUP1G07YEPR
www.ti.com
DESCRIPTION/ORDERING INFORMATION (CONTINUED)
A
Y
2
4
SN74AUP1G07
LOW-POWER SINGLE BUFFER/DRIVER
WITH OPEN-DRAIN OUTPUTS
SCES591A – JULY 2004 – REVISED JULY 2005
The output of this single buffer/driver is open drain, and can be connected to other open-drain outputs to
implement active-low wired-OR or active-high wired-AND functions.
NanoStar and NanoFree package technology is a major breakthrough in IC packaging concepts, using the
die as the package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
ORDERING INFORMATION
TA
PACKAGE(1)
ORDERABLE PART NUMBER
TOP-SIDE MARKING(2)
NanoStar – WCSP (DSBGA)
SN74AUP1G07YEPR
0.23-mm Large Bump – YEP
Reel of 3000
_ _ _HV_
NanoFree – WCSP (DSBGA)
0.23-mm Large Bump – YZP
SN74AUP1G07YZPR
(Pb-free)
–40
°C to 85°C
Reel of 3000
SN74AUP1G07DBVR
SOT (SOT-23) – DBV
H07_
Reel of 250
SN74AUP1G07DBVT
Reel of 3000
SN74AUP1G07DCKR
SOT (SC-70) – DCK
HV_
Reel of 250
SN74AUP1G07DCKT
(1)
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
(2)
DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.
YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb,
= Pb-free).
FUNCTION TABLE
INPUT
OUTPUT
A
Y
H
L
LOGIC DIAGRAM (POSITIVE LOGIC)
2
相關PDF資料
PDF描述
SN74AUP1G08DBVRE4 AUP/ULP/V SERIES, 2-INPUT AND GATE, PDSO5
SN74AUP1G08YEPR 74AUP1G SERIES, 2-INPUT AND GATE, BGA5
SN74AUP1G125YEPR AUP/ULP/V SERIES, 1-BIT DRIVER, TRUE OUTPUT, BGA5
SN74AUP1G14YZPR AUP/ULP/V SERIES, 1-INPUT INVERT GATE, BGA5
SN74AUP1G14DCKT AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5
相關代理商/技術參數(shù)
參數(shù)描述
SN74AUP1G07YFPR 功能描述:緩沖器和線路驅動器 Low-Pwr Sgl Buffer Driver RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SN74AUP1G07YZPR 功能描述:緩沖器和線路驅動器 LoPwrSnglBffr/Drvr OpenDrainOutputs RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SN74AUP1G08DBVR 功能描述:邏輯門 Lo Pwr Sngl 2 Inpt Pos AND Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
SN74AUP1G08DBVRE4 功能描述:邏輯門 Lo PWR SNGL 2Input Pos AND Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
SN74AUP1G08DBVRG4 功能描述:邏輯門 Lo PWR SNGL 2Input Pos AND Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel