參數(shù)資料
型號(hào): SN74AUP1G04DCKTE4
廠商: TEXAS INSTRUMENTS INC
元件分類: 門電路
英文描述: AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5
封裝: GREEN, PLASTIC, SC-70, 5 PIN
文件頁(yè)數(shù): 12/23頁(yè)
文件大?。?/td> 1038K
代理商: SN74AUP1G04DCKTE4
AUP
LVC
AUP
LVC
Static-PowerConsumption
( A)
m
Dynamic-PowerConsumption
(pF)
Single,dual,andtriplegates.
3.3-V
Logic
3.3-V
Logic
0%
20%
40%
60%
80%
100%
0%
20%
40%
60%
80%
100%
-0.5
0
0.5
1
1.5
2
2.5
3
3.5
0
5
10
15
20
25
30
35
40
45
Time(ns)
V
oltage(V)
AUP1G04dataatC =15pF.
L
Output
Input
SwitchingCharacteristics
at25MHz
SCES571H – JUNE 2004 – REVISED MARCH 2010
www.ti.com
Figure 1. AUP – The Lowest-Power Family
Figure 2. Excellent Signal Integrity
This single inverter gate performs the Boolean function Y = A.
NanoStar package technology is a major breakthrough in IC packaging concepts, using the die as the
package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
ORDERING INFORMATION(1)
ORDERABLE PART
TOP-SIDE
TA
PACKAGE(2)
NUMBER
MARKING(3)
NanoStar – WCSP (DSBGA)
Reel of 3000
SN74AUP1G04YFPR
_ _ _ H C _
0.23-mm large bump – YFP
QFN – DRY
Reel of 5000
SN74AUP1G04DRYR
HC
uQFN – DSF
Reel of 5000
SN74AUP1G04DSFR
HC
–40°C to 85°C
SOT (SOT-23) – DBV
Reel of 3000
SN74AUP1G04DBVR
H04_
SOT (SC-70) – DCK
Reel of 3000
SN74AUP1G04DCKR
HC_
SOT (SOT-553) – DRL
Reel of 4000
SN74AUP1G04DRLR
HC_
(1)
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
(2)
Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
(3)
DBV/DCK/DRL: The actual top-side marking has one additional character that designates the wafer fab/assembly site.
YFP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following
character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).
FUNCTION TABLE
INPUT
A
B
H
L
H
2
Copyright 2004–2010, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP1G04
相關(guān)PDF資料
PDF描述
SN74AUP1G06DBVRE4 AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5
SN74AUP1G06DRLR AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5
SN74AUP1G06DRLRG4 AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5
SN74AUP1G07DSFR AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO6
SN74AUP1G07DCKTE4 AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74AUP1G04DCKTG4 功能描述:變換器 Lo PWR SNGL Invrtr Gate RoHS:否 制造商:NXP Semiconductors 電路數(shù)量:6 邏輯系列:74ABT 邏輯類型:BiCMOS 高電平輸出電流:- 15 mA 低電平輸出電流:20 mA 傳播延遲時(shí)間:2.2 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 工作溫度范圍: 封裝 / 箱體:DIP-14 封裝:Tube
SN74AUP1G04DPWR 功能描述:Inverter IC 1 Channel 4-X2SON (0.80x0.80) 制造商:texas instruments 系列:74AUP 包裝:剪切帶(CT) 零件狀態(tài):有效 邏輯類型:反相器 電路數(shù):1 輸入數(shù):1 特性:- 電壓 - 電源:0.8 V ~ 3.6 V 電流 - 靜態(tài)(最大值):0.5μA 電流 - 輸出高,低:4mA,4mA 邏輯電平 - 低:0.7 V ~ 0.9 V 邏輯電平 - 高:1.6 V ~ 2 V 不同 V,最大 CL 時(shí)的最大傳播延遲:5.4ns @ 3.3V,30pF 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 供應(yīng)商器件封裝:4-X2SON(0.80x0.80) 封裝/外殼:4-XFDFN 裸露焊盤 標(biāo)準(zhǔn)包裝:1
SN74AUP1G04DRLR 功能描述:變換器 Lo Pwr Sngl Invrtr Gate RoHS:否 制造商:NXP Semiconductors 電路數(shù)量:6 邏輯系列:74ABT 邏輯類型:BiCMOS 高電平輸出電流:- 15 mA 低電平輸出電流:20 mA 傳播延遲時(shí)間:2.2 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 工作溫度范圍: 封裝 / 箱體:DIP-14 封裝:Tube
SN74AUP1G04DRLRG4 功能描述:變換器 Lo PWR SNGL Invrtr Gate RoHS:否 制造商:NXP Semiconductors 電路數(shù)量:6 邏輯系列:74ABT 邏輯類型:BiCMOS 高電平輸出電流:- 15 mA 低電平輸出電流:20 mA 傳播延遲時(shí)間:2.2 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 工作溫度范圍: 封裝 / 箱體:DIP-14 封裝:Tube
SN74AUP1G04DRY2 功能描述:變換器 Low-Pwr Sgl Inverter Gate RoHS:否 制造商:NXP Semiconductors 電路數(shù)量:6 邏輯系列:74ABT 邏輯類型:BiCMOS 高電平輸出電流:- 15 mA 低電平輸出電流:20 mA 傳播延遲時(shí)間:2.2 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 工作溫度范圍: 封裝 / 箱體:DIP-14 封裝:Tube