參數(shù)資料
型號: SN74AUP1G02YEPR
廠商: TEXAS INSTRUMENTS INC
元件分類: 門電路
英文描述: AUP/ULP/V SERIES, 2-INPUT NOR GATE, PBGA5
封裝: DSBGA-5
文件頁數(shù): 6/13頁
文件大?。?/td> 384K
代理商: SN74AUP1G02YEPR
SN74AUP1G02
LOW POWER SINGLE 2INPUT POSITIVENOR GATE
SCES568B JUNE 2004 REVISED JUNE 2005
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description/ordering information (continued)
This single 2-input positive-NOR gate performs the Boolean function Y = A + B or Y = A
B in positive logic.
NanoStar
and NanoFree package technology is a major breakthrough in IC packaging concepts, using the
die as the package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
ORDERING INFORMATION
TA
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
NanoStar
WCSP (DSBGA)
0.23-mm Large Bump YEP
Reel of 3000
SN74AUP1G02YEPR
NanoFree
WCSP (DSBGA)
0.23-mm Large Bump YZP (Pb-free)
Reel of 3000
SN74AUP1G02YZPR
40
°C to 85°C
SOT (SOT-23) DBV
Reel of 3000
SN74AUP1G02DBVR
H02_
40
°C to 85°C
SOT (SOT-23) DBV
Reel of 250
SN74AUP1G02DBVT
H02_
SOT (SC-70) DCK
Reel of 3000
SN74AUP1G02DCKR
HB_
SOT (SC-70) DCK
Reel of 250
SN74AUP1G02DCKT
HB_
SOT (SOT-553) DRL
Reel of 4000
SN74AUP1G02DRLR
HB_
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
DBV/DCK/DRL: The actual top-side marking has one additional character that designates the assembly/test site.
YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one
following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition
(1 = SnPb,
= Pb-free).
FUNCTION TABLE
INPUTS
OUTPUT
A
B
OUTPUT
Y
L
H
L
HL
H
LL
H
L
logic diagram (positive logic)
A
B
Y
1
2
4
相關PDF資料
PDF描述
SN74AUP1G04DCKTE4 AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5
SN74AUP1G06DBVRE4 AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5
SN74AUP1G06DRLR AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5
SN74AUP1G06DRLRG4 AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5
SN74AUP1G07DSFR AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO6
相關代理商/技術參數(shù)
參數(shù)描述
SN74AUP1G02YFPR 功能描述:邏輯門 Lo-Pwr Sgl 2-Input RoHS:否 制造商:Texas Instruments 產品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
SN74AUP1G04DBVR 功能描述:變換器 LoPwr Sngl Invrtr Gt RoHS:否 制造商:NXP Semiconductors 電路數(shù)量:6 邏輯系列:74ABT 邏輯類型:BiCMOS 高電平輸出電流:- 15 mA 低電平輸出電流:20 mA 傳播延遲時間:2.2 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 工作溫度范圍: 封裝 / 箱體:DIP-14 封裝:Tube
SN74AUP1G04DBVRE4 功能描述:變換器 Lo PWR SNGL Invrtr Gate RoHS:否 制造商:NXP Semiconductors 電路數(shù)量:6 邏輯系列:74ABT 邏輯類型:BiCMOS 高電平輸出電流:- 15 mA 低電平輸出電流:20 mA 傳播延遲時間:2.2 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 工作溫度范圍: 封裝 / 箱體:DIP-14 封裝:Tube
SN74AUP1G04DBVRG4 功能描述:變換器 Lo PWR SNGL Invrtr Gate RoHS:否 制造商:NXP Semiconductors 電路數(shù)量:6 邏輯系列:74ABT 邏輯類型:BiCMOS 高電平輸出電流:- 15 mA 低電平輸出電流:20 mA 傳播延遲時間:2.2 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 工作溫度范圍: 封裝 / 箱體:DIP-14 封裝:Tube
SN74AUP1G04DBVT 功能描述:變換器 Lo PWR SNGL Invrtr Gate RoHS:否 制造商:NXP Semiconductors 電路數(shù)量:6 邏輯系列:74ABT 邏輯類型:BiCMOS 高電平輸出電流:- 15 mA 低電平輸出電流:20 mA 傳播延遲時間:2.2 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 工作溫度范圍: 封裝 / 箱體:DIP-14 封裝:Tube