- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98106 > SN74AUP1G00DSFR (TEXAS INSTRUMENTS INC) AUP/ULP/V SERIES, 2-INPUT NAND GATE, PDSO6 PDF資料下載
參數(shù)資料
| 型號： | SN74AUP1G00DSFR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 門電路 |
| 英文描述： | AUP/ULP/V SERIES, 2-INPUT NAND GATE, PDSO6 |
| 封裝： | GREEN, PLASTIC, MO-287X2AAF, SON-6 |
| 文件頁數(shù)： | 24/25頁 |
| 文件大?。?/td> | 1154K |
| 代理商： | SN74AUP1G00DSFR |
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR
≤ 10 MHz, ZO = 50 , slew rate ≥ 1 V/ns.
D. The outputs are measured one at a time, with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. All parameters and waveforms are not applicable to all devices.
5, 10, 15, 30 pF
VCC/2
VCC
0.15 V
VCC = 1.2 V
± 0.1 V
VCC = 0.8 V
VCC = 1.5 V
± 0.1 V
VCC = 1.8 V
± 0.15 V
VCC = 2.5 V
± 0.2 V
VCC = 3.3 V
± 0.3 V
5, 10, 15, 30 pF
VCC/2
VCC
0.1 V
5, 10, 15, 30 pF
VCC/2
VCC
0.1 V
5, 10, 15, 30 pF
VCC/2
VCC
0.1 V
CL
VM
VI
V
5, 10, 15, 30 pF
VCC/2
VCC
0.15 V
5, 10, 15, 30 pF
VCC/2
VCC
0.3 V
Output
Waveform 1
S1 at 2
× VCC
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
VCC
0 V
VOL + V
VOH - V
≈0 V
VCC
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
Output
Control
VCC/2
tPLZ/tPZL
tPHZ/tPZH
2
× VCC
GND
TEST
S1
From Output
Under Test
CL
(see Note A)
LOAD CIRCUIT
S1
GND
5 k
5 k
2
× VCC
SCES604G – SEPTEMBER 2004 – REVISED MARCH 2010
www.ti.com
PARAMETER MEASUREMENT INFORMATION
(Enable and Disable Times)
Figure 4. Load Circuit and Voltage Waveforms
8
Copyright 2004–2010, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP1G00
相關PDF資料 |
PDF描述 |
|---|---|
| SN74AUP1G02YEPR | AUP/ULP/V SERIES, 2-INPUT NOR GATE, PBGA5 |
| SN74AUP1G04DCKTE4 | AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5 |
| SN74AUP1G06DBVRE4 | AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5 |
| SN74AUP1G06DRLR | AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5 |
| SN74AUP1G06DRLRG4 | AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SN74AUP1G00DSFR | 制造商:Texas Instruments 功能描述:LOGIC IC |
| SN74AUP1G00YEPR | 功能描述:IC GATE POS-NAND LP 2INP 5-DSBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 柵極和逆變器 系列:74AUP 標準包裝:2,000 系列:74ACT 邏輯類型:與門 電路數(shù):4 輸入數(shù):2 特點:- 電源電壓:4.5 V ~ 5.5 V 電流 - 靜態(tài)（最大值）:4µA 輸出電流高，低:24mA，24mA 邏輯電平 - 低:0.8V 邏輯電平 - 高:2V 額定電壓和最大 CL 時的最大傳播延遲:8ns @ 5V，50pF 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 供應商設備封裝:16-TSSOP 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 包裝:帶卷 (TR) |
| SN74AUP1G00YFPR | 功能描述:邏輯門 Lo-Pwr Sgl 2-Inp Pos-NAND Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| SN74AUP1G00YZPR | 功能描述:邏輯門 LoPwr Sngl Two Inpt+ NANDGt RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| SN74AUP1G02DBVR | 功能描述:邏輯門 Lo Pwr Sngl 2 Inpt Pos NOR Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。