參數(shù)資料
型號: SN74ALVTH16601GR
廠商: TEXAS INSTRUMENTS INC
元件分類: 總線收發(fā)器
英文描述: ALVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
封裝: GREEN, PLASTIC, TSSOP-56
文件頁數(shù): 17/18頁
文件大小: 462K
代理商: SN74ALVTH16601GR
SN54ALVTH16601, SN74ALVTH16601
2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
SCES143A – SEPTEMBER 1998 – REVISED JULY 1999
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, VCC = 2.5 V ± 0.2 V
(unless otherwise noted) (see Figure 1)
SN54ALVTH16601
SN74ALVTH16601
UNIT
MIN
MAX
MIN
MAX
UNIT
fclock
Clock frequency
150
MHz
t
Pulse duration
LE high
1.8
ns
tw
Pulse duration
CLK high or low
2.3
ns
A or B before CLK
Data high
4
A or B before CLK
Data low
5.2
t
Setup time
A or B before LE
CLK high
0.7
ns
tsu
Setup time
A or B before LE
CLK low
0.9
ns
CLKEN before CLK
Data high
1.7
CLKEN before CLK
Data low
2.3
A or B after CLK
Data high
0.5
A or B after CLK
Data low
0.5
th
Hold time
A or B after LE
CLK high
2.3
ns
th
Hold time
A or B after LE
CLK low
2.4
ns
CLKEN after CLK
Data high
0.5
CLKEN after CLK
Data low
0.5
timing requirements over recommended operating free-air temperature range, VCC = 3.3 V ± 0.3 V
(unless otherwise noted) (see Figure 2)
SN54ALVTH16601
SN74ALVTH16601
UNIT
MIN
MAX
MIN
MAX
UNIT
fclock
Clock frequency
150
MHz
t
Pulse duration
LE high
1.8
ns
tw
Pulse duration
CLK high or low
2.3
ns
A or B before CLK
Data high
2.4
A or B before CLK
Data low
3.8
t
Setup time
A or B before LE
CLK high
1
ns
tsu
Setup time
A or B before LE
CLK low
0.6
ns
CLKEN before CLK
Data high
1.4
CLKEN before CLK
Data low
1.9
A or B after CLK
Data high
0.5
A or B after CLK
Data low
0.5
th
Hold time
A or B after LE
CLK high
2
ns
th
Hold time
A or B after LE
CLK low
2.3
ns
CLKEN after CLK
Data high
0.6
CLKEN after CLK
Data low
0.5
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
相關(guān)PDF資料
PDF描述
SN74ALVTH16646DGVR ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74ALVTH16652DL ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN54ALVTH16652WD ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDFP56
SN74ALVTHR16245DLR ALVT SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48
SN74AS04NSRG4 AS SERIES, HEX 1-INPUT INVERT GATE, PDSO14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74ALVTH16601VR 功能描述:通用總線函數(shù) 2.5/3.3V 18bit Univ RoHS:否 制造商:Texas Instruments 邏輯類型:CMOS 邏輯系列:74VMEH 電路數(shù)量:1 開啟電阻(最大值): 傳播延遲時間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel
SN74ALVTH16821DL 功能描述:觸發(fā)器 2.5/3.3V 20bit Univ RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
SN74ALVTH16821DLR 功能描述:觸發(fā)器 2.5/3.3V 20bit Univ RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
SN74ALVTH16821GR 功能描述:觸發(fā)器 2.5/3.3V 20bit Univ RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
SN74ALVTH16821VR 功能描述:觸發(fā)器 2.5/3.3V 20bit Univ RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel