參數(shù)資料
型號： SN65ELT21DGK
廠商： TEXAS INSTRUMENTS INC
元件分類： 時鐘及定時
英文描述： 65ELT SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
封裝： GREEN, PLASTIC, MSOP-8
文件頁數(shù)： 1/12頁
文件大?。?/td> 447K
代理商： SN65ELT21DGK
1
FEATURES
PIN ASSIGNMENT
APPLICATIONS
1
8
2
7
3
6
4
5
NC
Q
NC
V
CC
D
GND
V
BB
DESCRIPTION
www.ti.com....................................................................................................................................................................................................... SLLS923 – JUNE 2009
5-V PECL-to-TTL Translator
3ns (TYP) Propagation Delay
Operating Range: V
CC = 4.2 V to 5.7 V with
D or DGK PACKAGE
GND = 0 V
(TOP VIEW)
24-mA TTL Output
Deterministic Output Value for Open Input
Conditions or When Inputs < 1.3 V
Built-In Temperature Compensation
Drop-In Compatible to the MC10ELT21,
MC100ELT21
Data and Clock Transmission Over Backplane
Signaling Level Conversion for Clock or Data
Table 1. Pin Descriptions
The
SN65ELT21
is
a
differential
PECL-to-TTL
translator. It operates on +5-V supply and ground
PIN
FUNCTION
only. The device includes circuitry to maintain Q to a
D, D
PECL data inputs
low logic level when inputs are in an open condition
Q
TTL output
or < 1.3 V.
VCC
Positive supply
The VBB pin is a reference voltage output for the
VEE
Negative supply
device. When the device is used in single-ended
VBB
Reference voltage output
mode, the unused input should be tied to VBB. This
reference voltage can also be used to bias the input
when it is ac coupled. When it is used, place a
0.01
F decoupling capacitor between V
CC and VBB.
Also limit the sink/source current to < 0.5 mA to VBB.
Leave VBB open when it is not used.
The SN65ELT21 is housed in an industry standard
SOIC-8 package and is also available in an optional
TSSOP-8 package.
ORDERING INFORMATION(1)(2)
PART NUMBER
PART MARKING
PACKAGE
LEAD FINISH
SN65ELT21D
ELT21
SOIC
NiPdAu
SN65ELT21DGK
SIII
SOIC-TSSOP
NiPdAu
(1)
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
(2)
Leaded device options are not initially available; contact a sales representative for further details.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright 2009, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
相關(guān)PDF資料
PDF描述
SN65EPT21DGKR 65EP SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
SN65EPT21DR 65EP SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
SN7400DR TTL/H/L SERIES, QUAD 2-INPUT NAND GATE, PDSO14
SN74LS00PSRE4 LS SERIES, QUAD 2-INPUT NAND GATE, PDSO8
SN74LS00DE4 LS SERIES, QUAD 2-INPUT NAND GATE, PDSO14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN65ELT21DGKR 功能描述:轉(zhuǎn)換 - 電壓電平 5V PECL to TTL Translator RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
SN65ELT21DR 功能描述:轉(zhuǎn)換 - 電壓電平 5V PECL to TTL Translator RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
SN65ELT22 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V Dual TTL-to-Differential PECL Translator
SN65ELT22_1 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V Dual TTL-to-Differential PECL Translator
SN65ELT22_2 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V Dual TTL-to-Differential PECL Translator
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*