
EPIC is a trademark of Texas Instruments Incorporated.
The SN54LVC374A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V
CC
operation and the SN74LVC374A octal edge-triggered D-type flip-flop is designed for 1.65-V to
3.6-V V
CC operation.
These devices feature 3-state outputs designed specifically for driving highly capacitive or
relatively low-impedance loads. These devices are particularly suitable for implementing buffer
registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set
up at the data (D) inputs.
A buffered output-enable (OE\) input can be used to place the eight outputs in either a normal
logic state (high or low logic levels) or a high-impedance state. In the high-impedance state,
the outputs neither load nor drive the bus lines significantly. The high-impedance state and
increased drive provide the capability to drive bus lines without interface or pullup
components.
OE\ does not affect internal operations of the latch. Old data can be retained or new data can
be entered while the outputs are in the high-impedance state.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these
devices as translators in a mixed 3.3-V/5-V system environment.
To ensure the high-impedance state during power up or power down, OE\ should be tied to
V
CC
through a pullup resistor; the minimum value of the resistor is determined by the current-
sinking capability of the driver.
The SN54LVC374A is characterized for operation over the full military temperature range of -
55°C to 125°C. The SN74LVC374A is characterized for operation from -40°C to 85°C.
To view the following documents, Acrobat Reader 3.x is required.
To download a document to your hard drive, right-click on the link and choose 'Save'.
Full datasheet in Acrobat PDF: scas296i.pdf (127 KB) (Updated: 06/15/1998)
Full datasheet in Zipped PostScript: scas296i.psz (137 KB)
View Application Reports for Digital Logic
l Bus-Interface Devices With Output-Damping Resistors Or Reduced -Drive
Outputs (SCBA012A - Updated: 08/01/1997)
l CMOS Power Consumption and CPD Calculation (SCAA035B -
Updated: 06/01/1997)
l
Implications of Slow or Floating CMOS Inputs (SCBA004C - Updated: 02/01/1998)
DESCRIPTION
Back to Top
TECHNICAL DOCUMENTS
Back to Top
DATASHEET
Back to Top
APPLICATION NOTES
Back to Top
2 of 4