- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98086 > SN54HC161WR (TEXAS INSTRUMENTS INC) HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDFP16 PDF資料下載
參數(shù)資料
| 型號： | SN54HC161WR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 計數(shù)器 |
| 英文描述： | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDFP16 |
| 封裝： | CERAMIC, FP-16 |
| 文件頁數(shù)： | 4/14頁 |
| 文件大?。?/td> | 202K |
| 代理商： | SN54HC161WR |
SN54HC161, SN74HC161
4-BIT SYNCHRONOUS BINARY COUNTERS
SCLS297A – JANUARY 1996 – REVISED MAY 1997
12
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
The glitch on RCO is caused because the propagation delay of the rising edge of QA of the second stage is
shorter than the propagation delay of the falling edge of ENT. RCO is the product of ENT, QA, QB, QC, and QD
(ENT
× QA × QB × QC × QD). The resulting glitch is about 7–12 ns in duration. Figure 3 shows the condition in
which the glitch occurs. For simplicity, only two stages are being considered, but the results can be applied to
other stages. QB, QC, and QD of the first and second stage are at logic one, and QA of both stages are at logic
zero (1110 1110) after the first clock pulse. On the rising edge of the second clock pulse, QA and RCO of the
first stage go high. On the rising edge of the third clock pulse, QA and RCO of the first stage return to a low level,
and QA of the second stage goes to a high level. At this time, the glitch on RCO of the second stage appears
because of the race condition inside the chip.
12
3
4
5
CLK
ENT1
QB1, QC1, QD1
QA1
RCO1, ENT2
QB2, QC2, QD2
QA2
RCO2
Glitch (7–12 ns)
Figure 3
The glitch causes a problem in the next stage (stage three) if the glitch is still present when the next rising clock
edge appears (clock pulse 4). To ensure that this does not happen, the clock frequency must be less than the
inverse of the sum of the clock-to-RCO propagation delay and the glitch duration (tg). In other words,
fmax = 1/(tpd CLK-to-RCO + tg). For example, at 25°C at 4.5-V VCC, the clock-to-RCO propagation delay is
43 ns and the maximum duration of the glitch is 12 ns. Therefore, the maximum clock frequency that the
cascaded counters can use is 18 MHz. The following tables contain the fclock, tw, and fmax specifications for
applications that use more than two ’HC161 devices cascaded together.
相關PDF資料 |
PDF描述 |
|---|---|
| SN54HC162FK | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, CQCC20 |
| SN54HC163FK | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CQCC20 |
| SN54HC165WR | HC/UH SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, CDFP16 |
| SN54HC174W | HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP16 |
| SN54HC191FK | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CQCC20 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SN54HC163J | 制造商:Texas Instruments 功能描述: |
| SN54HC164J | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:8-BIT PARALLEL-OUT SHIFT REGISTER - Rail/Tube 制造商:Texas Instruments 功能描述:Shift Register Single 8-Bit Serial to Parallel 14-Pin CDIP Tube |
| SN54HC165J | 制造商:Texas Instruments 功能描述:Shift Register Single 8-Bit Serial/Parallel to Serial 16-Pin CDIP Tube 制造商:Texas Instruments 功能描述:SHIFT REGISTER SGL 8BIT SERL/PARALLEL TO SERL 16CDIP - Rail/Tube |
| SN54HC166J | 制造商:Texas Instruments 功能描述: |
| SN54HC174J | 制造商:Texas Instruments 功能描述:HEX D-TYPE FLIP-FLOP - Rail/Tube 制造商:Texas Instruments 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 1-Element 16-Pin CDIP Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。