參數(shù)資料
型號(hào)： SN54AS174FK
廠商： TEXAS INSTRUMENTS INC
元件分類(lèi)： 鎖存器
英文描述： AS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20
封裝： CERAMIC, CC-20
文件頁(yè)數(shù)： 1/14頁(yè)
文件大?。?/td> 219K
代理商： SN54AS174FK
SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B
SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SDAS207D - APRIL 1982 - REVISED MAY 1996
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D ’ALS174 and ’AS174 Contain Six Flip-Flops
With Single-Rail Outputs
D ’ALS175 and ’AS175B Contain Four
Flip-Flops With Double-Rail Outputs
D Buffered Clock and Direct-Clear Inputs
D Applications Include:
– Buffer/Storage Registers
– Shift Registers
– Pattern Generators
D Fully Buffered Outputs for Maximum
Isolation From External Disturbances
(’AS Only)
D Package Options Include Plastic
Small-Outline (D) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
SN54ALS175, SN54AS175B ...J PACKAGE
SN74ALS175, SN74AS175B ...D OR N PACKAGE
(TOP VIEW)
SN54ALS174, SN54AS174 ...J PACKAGE
SN74ALS174, SN74AS174 ...D OR N PACKAGE
(TOP VIEW)
3
2
1 20 19
910 11 12 13
4
5
6
7
8
18
17
16
15
14
6D
5D
NC
5Q
4D
1D
2D
NC
2Q
3D
SN54ALS174, SN54AS174 . . . FK PACKAGE
(TOP VIEW)
1Q
CLR
NC
CLK
4Q
6Q
3Q
GND
NC
NC – No internal connection
V
CC
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CLR
1Q
1D
2D
2Q
3D
3Q
GND
VCC
6Q
6D
5D
5Q
4D
4Q
CLK
32
1 20 19
910 11 12 13
4
5
6
7
8
18
17
16
15
14
4Q
4D
NC
3D
3Q
1Q
1D
NC
2D
2Q
SN54ALS175A, SN54AS175B . . . FK PACKAGE
(TOP VIEW)
1Q
CLR
NC
CLK
3Q
4Q
2Q
GND
NC
V
CC
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CLR
1Q
1D
2D
2Q
GND
VCC
4Q
4D
3D
3Q
CLK
description
These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a
direct-clear (CLR) input. The ’ALS175 and ’AS175B feature complementary outputs from each flip-flop.
Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the
positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly
related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low
level, the D-input signal has no effect at the output.
Copyright
1996, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
相關(guān)PDF資料
PDF描述
SN54AS175BJ AS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
SN74AS175BDRG4 AS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
SN54AS181BFK AS SERIES, 4-BIT ARITHMETIC LOGIC UNIT, CQCC28
SNJ54AS181BJW AS SERIES, 4-BIT ARITHMETIC LOGIC UNIT, CDIP24
SN54AS885JT AS SERIES, 8-BIT MAGNITUDE COMPARATOR, TRUE OUTPUT, CDIP24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN54AS175AJ 制造商:Rochester Electronics LLC 功能描述:- Bulk
SN54AS241AJ 制造商:Texas Instruments 功能描述:Buffer/Line Driver 8-CH Non-Inverting 3-ST Bipolar 20-Pin CDIP Tube 制造商:Texas Instruments 功能描述:OCTAL BUFFER/DRIVER - Rail/Tube
SN54AS244AJ 制造商:Texas Instruments 功能描述:Buffer/Line Driver 8-CH Non-Inverting 3-ST Bipolar 20-Pin CDIP Tube
SN54AS245J 制造商:Texas Instruments 功能描述:OCTAL BUS TRANSCEIVER - Rail/Tube
SN54AS32J 制造商:Texas Instruments 功能描述:OR Gate 4-Element 2-IN Bipolar 14-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:OR GATE 4-ELEM 2-IN BIPOLAR 14CDIP - Rail/Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*