- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97039 > SN54AHC273W (TEXAS INSTRUMENTS INC) AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20 PDF資料下載
參數(shù)資料
| 型號(hào)： | SN54AHC273W |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 鎖存器 |
| 英文描述： | AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20 |
| 封裝： | CERAMIC, FP-20 |
| 文件頁(yè)數(shù)： | 1/10頁(yè) |
| 文件大?。?/td> | 155K |
| 代理商： | SN54AHC273W |
SN54AHC273, SN74AHC273
OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR
SCLS376E – JUNE 1997 – REVISED JANUARY 2000
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D EPIC (Enhanced-Performance Implanted
CMOS) Process
D Operating Range 2-V to 5.5-V VCC
D Contain Eight Flip-Flops With Single-Rail
Outputs
D Direct Clear Input
D Individual Data Input to Each Flip-Flop
D Applications Include:
– Buffer/Storage Registers
– Shift Registers
– Pattern Generators
D Latch-Up Performance Exceeds 250 mA Per
JESD 17
D Package Options Include Plastic
Small-Outline (DW), Shrink Small-Outline
(DB), Thin Very Small-Outline (DGV), Thin
Shrink Small-Outline (PW), and Ceramic
Flat (W) Packages, Ceramic Chip Carriers
(FK), and Standard Plastic (N) and Ceramic
(J) DIPs
description
These circuits are positive-edge-triggered D-type
flip-flops with a direct clear (CLR) input.
Information at the data (D) inputs meeting the
setup time requirements is transferred to the
Q outputs on the positive-going edge of the clock
(CLK) pulse. Clock triggering occurs at a
particular voltage level and is not directly related
to the transition time of the positive-going pulse.
When CLK is at either the high or low level, the
D input has no effect at the output.
The SN54AHC273 is characterized for operation over the full military temperature range of –55
°C to 125°C.
The SN74AHC273 is characterized for operation from –40
°C to 85 °C.
FUNCTION TABLE
(each flip-flop)
INPUTS
OUTPUT
CLR
CLK
D
OUTPUT
Q
L
X
L
H
↑
HH
H
↑
LL
H
L
X
Q0
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
Copyright
2000, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC is a trademark of Texas Instruments Incorporated.
SN54AHC273 ...J OR W PACKAGE
SN74AHC273 . . . DB, DGV, DW, N, OR PW PACKAGE
(TOP VIEW)
SN54AHC273 . . . FK PACKAGE
(TOP VIEW)
3
2
1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
2D
2Q
3Q
3D
4D
1D
1Q
CLR
5Q
5D
8Q
4Q
GND
CLK
V
CC
8D
7D
7Q
6Q
6D
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
CLR
1Q
1D
2D
2Q
3Q
3D
4D
4Q
GND
VCC
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54AHC273WR | AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20 |
| SN54AHC373WR | AHC SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDFP20 |
| SN54AHC373W | AHC SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDFP20 |
| SN54AHC374W | AHC SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDFP20 |
| SN54AHC374FK | AHC SERIES, 8-BIT DRIVER, TRUE OUTPUT, CQCC20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54AHC32 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-OR GATES |
| SN54AHC32_07 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-OR GATES |
| SN54AHC32FK | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-OR GATES |
| SN54AHC32J | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-OR GATES |
| SN54AHC32W | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-OR GATES |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。