- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97038 > SN54AC11109J (TEXAS INSTRUMENTS INC) AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16 PDF資料下載
參數(shù)資料
| 型號： | SN54AC11109J |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 鎖存器 |
| 英文描述： | AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16 |
| 封裝： | CERAMIC, DIP-16 |
| 文件頁數(shù)： | 1/7頁 |
| 文件大?。?/td> | 89K |
| 代理商： | SN54AC11109J |
54AC11109, 74AC11109
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SCAS450 – MARCH 1987 – REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Copyright
1993, Texas Instruments Incorporated
2–1
Flow-Through Architecture Optimizes
PCB Layout
Center-Pin V
CC and GND Configurations
Minimize High-Speed Switching Noise
EPIC (Enhanced-Performance Implanted
CMOS) 1-
m Process
500-mA Typical Latch-Up Immunity
at 125
°C
ESD Protection Exceeds 2000 V,
MIL STD-883C Method 3015
Package Options Include Plastic
Small-Outline Packages, Ceramic Chip
Carriers, and Standard Plastic and Ceramic
300-mil DIPs
description
These devices contain two independent J-K
positive-edge-triggered flip-flops. A low level at
the preset (PRE) or clear (CLR) inputs sets or
resets the outputs regardless of the levels of the
other inputs. When preset and clear are inactive
(high), data at the J and K inputs meeting the setup
time requirements are transferred to the outputs
on the positive-going edge of the clock pulse.
Clock triggering occurs at a voltage level and is not
directly related to the rise time of the clock pulse.
Following the hold time interval, data at the J and
K inputs may be changed without affecting the
levels at the outputs. These versatile flip-flops can
perform as toggle flip-flops by grounding K and
tying J high. They also can perform as D-type
flip-flops by tying the J and K inputs together.
The 54AC11109 is characterized for operation over the full military temperature range of – 55
°C to 125°C. The
74AC11109 is characterized for operation from – 40
°C to 85°C.
FUNCTION TABLE
(each gate)
INPUTS
OUTPUTS
PRE
CLR
CLK
J
K
Q
L
H
X
H
L
H
LX
X
L
H
L
LX
X
H
↑
LL
L
H
↑
H
L
Toggle
H
↑
LH
Q0
H
↑
HH
H
L
H
L
X
Q0
This configuration is nonstable; that is, it will not persist when
either PRE or CLR returns to its inactive (high) level.
54AC11109 ...J PACKAGE
74AC11109 ...D OR N PACKAGE
(TOP VIEW)
54AC11109 . . . FK PACKAGE
(TOP VIEW)
NC – No internal connection
1PRE
1Q
GND
2Q
2PRE
2CLK
1CLK
1K
1J
1CLR
VCC
2CLR
2J
2K
3
2
1 20 19
910 11 12 13
4
5
6
7
8
18
17
16
15
14
2J
2K
NC
2CLK
2PRE
1K
1CLK
NC
1PRE
1Q
1J
NC
2Q
2CLR
1Q
GND
NC
V
1CLR
CC
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
相關PDF資料 |
PDF描述 |
|---|---|
| SN74AC11109D | AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
| SN54AC11109FKR | AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20 |
| SN54AC241W | AC SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CDFP20 |
| SN54AC32W | AC SERIES, QUAD 2-INPUT OR GATE, CDFP14 |
| SN54AC533J | AC SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SN54AC11FK | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 3-INPUT POSITIVE-AND GATES |
| SN54AC11J | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 3-INPUT POSITIVE-AND GATES |
| SN54AC11W | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 3-INPUT POSITIVE-AND GATES |
| SN54AC14 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:HEX SCHMITT-TRIGGER INVERTERS |
| SN54AC14_07 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:HEX SCHMITT-TRIGGER INVERTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復。