參數(shù)資料
型號: SMS44G
廠商: Summit Microelectronics, Inc.
英文描述: Highly Programmble Voltage Supervisory Circuit
中文描述: 高度可編程電壓監(jiān)控電路
文件頁數(shù): 12/16頁
文件大小: 401K
代理商: SMS44G
12
SMS44
2047 2.3 10/23/00
SUMMIT MICROELECTRONICS, Inc.
START and STOP Conditions
When both the data and clock lines are HIGH the bus is
said to be not busy. A High-to-Low transition on the data
line, while the clock is HIGH, is defined as the
START
condition. A Low-to-High transition on the data line, while
the clock is HIGH, is defined as the
STOP
condition. See
Figure 9.
Acknowledge (ACK)
Acknowledge is a software convention used to indicate
successful data transfers. The transmitting device, either
the master or the slave, will release the bus after transmit-
ting eight bits. During the ninth clock cycle the receiver will
pull the SDA line low to ACKnowledge that it received the
eight bits of data.
The SMS44 will respond with an ACKnowledge after
recognition of a START condition and its slave address
byte. If both the device and a write operation are selected
the SMS44 will respond with an ACKnowledge after the
receipt of each subsequent 8-bit word. In the READ mode
the SMS44 transmits eight bits of data, then releases the
SDA line, and monitors the line for an ACKnowledge
signal. If an ACKnowledge is detected and no STOP
condition is generated by the master, the SMS44 will
continue to transmit data. If an ACKnowledge is not
detected the SMS44 will terminate further data transmis-
sions and awaits a STOP condition before returning to the
standby power mode.
Device Addressing
Following a start condition the master must output the
address of the slave it is accessing. The most significant
four bits of the slave address are the device type identifier/
address. For the SMS44 the default is 1010
BIN
. The next
two bits are the Bus Address. The next bit (the 7th) is the
MSB of the memory address.
Figure 9. START and STOP Conditions
Read/Write Bit
The last bit of the data stream defines the operation to be
performed. When set to
1
a read operation is selected;
when set to
0
a write operation is selected.
WRITE OPERATIONS
The SMS44 allows two types of write operations: byte
write and page write. A byte write operation writes a single
byte during the nonvolatile write period (t
WR
). The page
write operation, limited to the memory array, allows up to
16 bytes in the same page to be written during t
WR
.
Byte Write
After the slave address is sent (to identify the slave device
and select either a read or write operation), a second byte
is transmitted which contains the low order 8 bit address
of any one of the 512 words in the array. Upon receipt of
the word address the SMS44 responds with an ACKnowl-
edge. After receiving the next byte of data it again
responds with an ACKnowledge. The master then termi-
nates the transfer by generating a STOP condition, at
which time the SMS44 begins the internal write cycle.
While the internal write cycle is in progress the SMS44
inputs are disabled and the device will not respond to any
requests from the master.
Page Write (memory only)
The SMS44 is capable of a 16-byte page write operation.
It is initiated in the same manner as the byte-write opera-
tion, but instead of terminating the write cycle after the first
data word the master can transmit up to 15 more bytes of
data. After the receipt of each byte the SMS44 will respond
with an ACKnowledge.
The SMS44 automatically increments the address for
subsequent data words. After the receipt of each word, the
low order address bits are internally incremented by one.
7
S
B
M
6
5
4
3
2
1
0
S
B
L
s
B
B
x
o
C
s
s
e
r
d
d
A
e
p
y
4
T
4
e
S
c
e
D
S
0
0
0
s
u
B
S
x
R
a
e
M
M
W
/
x
R
M
x
1
1
1
0
1
1
1
0
1
r
e
)
y
m
n
o
y
m
e
M
n
r
g
d
e
2047 Table09 1.0
Table 9. Slave Addresses
2047 Fig09 1.0
SCL
SDA In
START
Condition
STOP
Condition
相關(guān)PDF資料
PDF描述
SMS44S Highly Programmble Voltage Supervisory Circuit
SMS45 Quad Programmable Precision Cascade Sequencer and Supervisory Controller with 4k-Bit Nonvolatile Memory
SMS45GCR00 Quad Programmable Precision Cascade Sequencer and Supervisory Controller with 4k-Bit Nonvolatile Memory
SMS45GCR01 Quad Programmable Precision Cascade Sequencer and Supervisory Controller with 4k-Bit Nonvolatile Memory
SMS45GCR02 Quad Programmable Precision Cascade Sequencer and Supervisory Controller with 4k-Bit Nonvolatile Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SMS44S 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Highly Programmble Voltage Supervisory Circuit
SMS45 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Quad Programmable Precision Cascade Sequencer and Supervisory Controller with 4k-Bit Nonvolatile Memory
SMS-450 制造商:3M Electronic Products Division 功能描述:80610754741 SMS 450 50MM (1.96 制造商:3M Electronic Products Division 功能描述:50MM 1.9685" RED SQUARES 制造商:3M Electronic Products Division 功能描述:SMS 450 50MM 1.9685 PC 6300450BK RED SQR
SMS450(1220MM) 制造商:3M Electronic Products Division 功能描述:80610692404 SMS 450 BK 1,220MM RD SQ 6300450BK RD-SQ
SMS-450-BLK-1220MM 制造商:3M Electronic Products Division 功能描述:80610692404 4FT STKS