參數(shù)資料
型號(hào): SMS2904S
廠商: Summit Microelectronics, Inc.
英文描述: Voltage Supervisory Circuit With Watchdog Timer
中文描述: 電壓監(jiān)控電路,帶有看門(mén)狗定時(shí)器
文件頁(yè)數(shù): 10/14頁(yè)
文件大?。?/td> 161K
代理商: SMS2904S
10
SMS2902/SMS2904/SMS2916
2028 5.1 8/2/00
FIGURE 10. RANDOM ADDRESS BYTE READ MODE
Random Address Byte Read
Random address read operations allow the master to
access any memory location in a random fashion. This
operation involves a two-step process. First, the master
issues a write command which includes the start condi-
tion and the slave address field (with the R/W bit set to
WRITE) followed by the address of the word it is to read.
This procedure sets the internal address counter of the
SMS29xx to the desired address.
After the word address acknowledge is received by the
master, the master immediately reissues a start condition
followed by another slave address field with the R/W bit
set to READ. The SMS29xx will respond with an acknowl-
edge and then transmit the 8-data bits stored at the
addressed location. At this point, the master does not
acknowledge the transmission but does generate the stop
condition. The SMS29xx discontinues data transmission
and reverts to its standby power mode. See Figure 10 for
the address, acknowledge and data transfer sequence.
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
S
T
A
R
T
Word Address
S
T
O
P
A
C
K
Slave Address
Slave Address
Device
Type
Address
Read/Write
0= Write
Device
Type
Address
SDA Bus
Activity
S
T
A
R
T
Read/Write
1= Read
A
C
K
A
C
K
Master sends Read
request to Slave
Master Writes Word
Address to Slave
Master Requests
Data from Slave
Slave sends
Data to Master
1 0 1 0
1 0 1 0
1
0
X
XR
W
x
A
9
x
A
10
A
9
A
10
X
R
W
X
X
Lack of ACK (low)
from Master
determines last
data byte to be read
1
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Shading Denotes
SMS29xx
SDA Output Active
Slave Transmitter
to
Master Receiver
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Slave Transmitter
to
Master Receiver
Data Byte
2028 ILL12.1
相關(guān)PDF資料
PDF描述
SMS2904S2.7 Voltage Supervisory Circuit With Watchdog Timer
SMS2904SA Voltage Supervisory Circuit With Watchdog Timer
SMS2904SB Voltage Supervisory Circuit With Watchdog Timer
SMS2916S Voltage Supervisory Circuit With Watchdog Timer
SMS2916S2.7 Voltage Supervisory Circuit With Watchdog Timer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SMS2904S2.7 制造商:SUMMIT 制造商全稱(chēng):SUMMIT 功能描述:Voltage Supervisory Circuit With Watchdog Timer
SMS2904SA 制造商:SUMMIT 制造商全稱(chēng):SUMMIT 功能描述:Voltage Supervisory Circuit With Watchdog Timer
SMS2904SB 制造商:SUMMIT 制造商全稱(chēng):SUMMIT 功能描述:Voltage Supervisory Circuit With Watchdog Timer
SMS2916 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Precision Voltage Supervisory Circuit With Watchdog Timer and 16K I2C Memory
SMS2916P2.7 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Precision Voltage Supervisory Circuit With Watchdog Timer and 16K I2C Memory