參數(shù)資料
型號(hào)： SM320C6701GLPW16
廠商： TEXAS INSTRUMENTS INC
元件分類： 數(shù)字信號(hào)處理
英文描述： 32-BIT, 167 MHz, OTHER DSP, CBGA429
封裝： CERAMIC, BGA-429
文件頁(yè)數(shù)： 38/62頁(yè)
文件大?。?/td> 873K
代理商： SM320C6701GLPW16
SMJ320C6701
FLOATINGPOINT DIGITAL SIGNAL PROCESSOR
SGUS030A – APRIL 2000 – REVISED APRIL 2001
43
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
RESET TIMING
timing requirements for reset (see Figure 25)
NO.
’C6701-14
’C6701-16
UNIT
NO.
MIN
MAX
UNIT
1
tw(RESET)
Width of the RESET pulse (PLL stable)
*10
CLKOUT1
cycles
1
tw(RESET)
Width of the RESET pulse (PLL needs to sync up)
*250
s
This parameter applies to CLKMODE x1 when CLKIN is stable and applies to CLKMODE x4 when CLKIN and PLL are stable.
*This parameter is not tested.
This parameter only applies to CLKMODE x4. The RESET signal is not connected internally to the clock PLL circuit. The PLL, however, may
need up to 250
s to stabilize following device powerup or after PLL configuration has been changed. During that time, RESET must be asserted
to ensure proper device operation. See the clock PLL section for PLL lock times.
switching characteristics during reset§ (see Figure 25)
NO.
PARAMETER
’C6701-14
’C6701-16
UNIT
NO.
PARAMETER
MIN
MAX
UNIT
2
tR(RESET)
Response time to change of value in RESET signal
*1
CLKOUT1
cycles
3
td(CKO1H-CKO2IV)
Delay time, CLKOUT1 high to CLKOUT2 invalid
*–1
ns
4
td(CKO1H-CKO2V)
Delay time, CLKOUT1 high to CLKOUT2 valid
*10
ns
5
td(CKO1H-SDCLKIV)
Delay time, CLKOUT1 high to SDCLK invalid
*–1
ns
6
td(CKO1H-SDCLKV)
Delay time, CLKOUT1 high to SDCLK valid
*10
ns
7
td(CKO1H-SSCKIV)
Delay time, CLKOUT1 high to SSCLK invalid
*–1
ns
8
td(CKO1H-SSCKV)
Delay time, CLKOUT1 high to SSCLK valid
*10
ns
9
td(CKO1H-LOWIV)
Delay time, CLKOUT1 high to low group invalid
*–1
ns
10
td(CKO1H-LOWV)
Delay time, CLKOUT1 high to low group valid
*10
ns
11
td(CKO1H-HIGHIV)
Delay time, CLKOUT1 high to high group invalid
*–1
ns
12
td(CKO1H-HIGHV)
Delay time, CLKOUT1 high to high group valid
*10
ns
13
td(CKO1H-ZHZ)
Delay time, CLKOUT1 high to Z group high impedance
*–1
ns
14
td(CKO1H-ZV)
Delay time, CLKOUT1 high to Z group valid
*10
ns
§ Low group consists of:
IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1.
High group consists of:
HRDY and HINT.
Z group consists of:
EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SSADS, SSOE, SSWE, SDA10, SDRAS, SDCAS,
SDWE, HD[15:0], CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, and FSR1.
*This parameter is not tested.
相關(guān)PDF資料
PDF描述
SM320C6701GLPS14 32-BIT, 140 MHz, OTHER DSP, CBGA429
SM320C80GFM40 64-BIT, 80 MHz, OTHER DSP, CPGA305
SM320F2812HFGM 16-BIT, 150 MHz, OTHER DSP, CQFP172
SM320MCM41DHFHM40 32-BIT, 40 MHz, OTHER DSP, CQFP352
SM320MCM42CHFNM40 32-BIT, 40 MHz, OTHER DSP, CQFP408
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SM320C6701S14 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6701S16 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6701W14 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6701W16 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6701ZMBW14 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Floating Point Dig Signal Proc Military RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*