- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385846 > SLA 24C01 (SIEMENS AG) 1Kbit (128 ×8 bit) Serial CMOS-EEPROM with IIC Synchronous 2-Wire Bus(1 K位(128 ×8 位)串行CMOS-EEPROM) PDF資料下載
參數(shù)資料
| 型號： | SLA 24C01 |
| 廠商： | SIEMENS AG |
| 元件分類： | DRAM |
| 英文描述： | 1Kbit (128 ×8 bit) Serial CMOS-EEPROM with IIC Synchronous 2-Wire Bus(1 K位(128 ×8 位)串行CMOS-EEPROM) |
| 中文描述： | 1Kbit（128 × 8位）串行的CMOS EEPROM，帶有國際進(jìn)口同步2線巴士（1畝位（128 × 8位）串行的CMOS EEPROM的） |
| 文件頁數(shù)： | 13/28頁 |
| 文件大?。?/td> | 356K |
| 代理商： | SLA 24C01 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
SLx 24C01/02/P
Semiconductor Group
13
1999-02-02
6.2
Page Write
Those bytes of the page that have not been addressed are not included in the
programming.
Figure 8
Page Write Sequence
The erase/write cycle is finished latest after 8 ms. Acknowledge polling may be used for
speed enhancement in order to indicate the end of the erase/write cycle (refer to
chapter 6.3
Acknowledge Polling).
Address Setting
The page write procedure is the same as the byte write
procedure up to the first data byte. In a page write instruction
however, entry of the EEPROM address byte EEA is followed
by a sequence of one to maximum eight data bytes with the
new data to be programmed. These bytes are transferred to
the internal page buffer of the EEPROM.
The first entered data byte will be stored according to the
EEPROM address n given by EEA (A0 to A6 or A7). The
internal address counter is incremented automatically after the
entered data byte has been acknowledged. The next data byte
is then stored at the next higher EEPROM address. EEPROM
addresses within the same page have common page address
bits A2 through A6 or A7. Only the respective three least
significant address bits A0 through A2 are incremented, as all
data bytes to be programmed simultaneously have to be within
the same page.
The master stops data entry by applying a STOP condition,
which also starts the internally timed erase/write cycle. In the
first step, all selected bytes are erased to
“1”. With the next
internal step, the addressed bytes are written according to the
contents of the page buffer.
Transmission of Data
Programming Cycle
Command Byte
CSW
S
P
C
K
A
S
T
A
R
T
T
O
P
S
EEPROM Address
EEA n
Data Byte n
Data Byte n+1
Data Byte n+7
Bus Activity
Master
SDA Line
Bus Activity
EEPROM
IED02280
0
C
K
A
C
K
A
C
K
A
C
K
A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SLA 24C02 | 2Kbit (256 ×8 bit) Serial CMOS-EEPROM with IIC Synchronous 2-Wire Bus(2K位(256 ×8 位)串行CMOS-EEPROM) |
| SLE 24C01 | 1Kbit (128 ×8 bit) Serial CMOS-EEPROM with IIC Synchronous 2-Wire Bus(1 K位(128 ×8 位)串行CMOS-EEPROM) |
| SLE 24C02 | 2Kbit (256 ×8 bit) Serial CMOS-EEPROM with IIC Synchronous 2-Wire Bus(2K位(256 ×8 位)串行CMOS-EEPROM) |
| SLA 24C04 | 4 Kbit (512 ×8 bit) Serial CMOS-EEPROM with IIC Synchronous 2-Wire Bus(4K位 (512 ×8 位)CMOS串行EEPROM(帶IIC控制)) |
| SLE 24C04 | 4 Kbit (512 ×8 bit) Serial CMOS-EEPROM with IIC Synchronous 2-Wire Bus(4K位 (512 ×8 位)CMOS串行EEPROM(帶IIC控制)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SLA24C01-D | 制造商:Siemens 功能描述:128 X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 |
| SLA24C01-D/P | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C01-D-3 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C01-D-3/P | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C01-S | 制造商:Siemens 功能描述:128 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。