
SL28506-2
.......................DOC #: SP-AP-0021 (Rev AB) Page 15 of 27
PD#
USB, 48MHz
DOT96T
DOT96C
SRCT 100MHz
SRCC 100MHz
CPUT, 133MHz
PCI, 33 MHz
REF
CPUC, 133MHz
Figure 3. Power down Assertion Timing Waveform
DOT 9 6 C
PD#
CP UC, 1 3 3 MHz
C P UT , 13 3MH z
S RCC 10 0MH z
U SB, 4 8 MH z
DOT 9 6 T
S RCT 1 0 0 MHz
Ts ta b le
<1 .8 m s
PC I, 3 3 MH z
REF
Td r iv e _ PW R D N #
< 3 00
s, >2 0 0 m V
Figure 4. Power down Deassertion Timing Waveform
FS _A , FS _B ,F S_C ,FS _D
CKPW RG D
PW R G D_V R M
VD D Clock G en
C lock S tate
C lock O utputs
C lock V C O
0.2-0.3 m s
Delay
Sta te 0
S tate 2
S tate 3
Wait for
VT T_ P W RGD#
Sam ple Sels
Off
On
S tate 1
D evice is not a ffected,
VT T _PW RGD# is ig nored
Figure 5. CKPWRGD Timing Diagram