- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8718 > SL23EP08ZC-1HT (Silicon Laboratories Inc)IC BUFFER 220MHZ 8CH3.3V 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | SL23EP08ZC-1HT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 3/15頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC BUFFER 220MHZ 8CH3.3V 16TSSOP |
| 標準包裝： | 2,500 |
| 系列： | EProClock® |
| 類型： | * |
| PLL： | 帶旁路 |
| 輸入： | 時鐘 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:9 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 220MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 2.3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應商設備封裝： | * |
| 包裝： | * |
Rev 1.0, May 18, 2006
Page 11 of 15
SL23EP08
External Components & Design Considerations
Typical Application Schematic
SL23EP08
CL
0.1
μF
0.1
μF
CLKIN
FBK
CLKA1
CLKB4
GND
S1
S2
VDD
1
4
13
9
8
5
12
11
2
16
VDD
CLKA2
3
CL-4pF
Comments and Recommendations
Decoupling Capacitor: A decoupling capacitor of 0
.1μF must be used between VDD and VSS pins. Place the capacitor on
the component side of the PCB as close to the VDD pin as possible. The PCB trace to the VDD pin and to the GND via
should be kept as short as possible. Do not use vias between the decoupling capacitor and the VDD pin.
Series Termination Resistor: A series termination resistor is recommended if the distance between the output clocks and
the load is over 1 inch. The nominal impedance of the clock outputs is given on the page 4. Place the series termination
resistors as close to the clock outputs as possible.
Zero Delay and Skew Control: All outputs and CLKIN pins should be loaded with the same load to achieve “Zero Delay”
between the CLKIN and the outputs. The CLKOUT pin is connected to CLKIN internally on-chip for feedback to PLL, and
sees an additional 4 pF load with respect to Bank A and B clocks. For applications requiring zero input/output delay, the load
at the all output pins including the CLKOUT pin must be the same. If any delay adjustment is required, the capacitance at the
CLKOUT pin could be increased or decreased to increase or decrease the delay between Bank A and B clocks and CLKIN.
For minimum pin-to-pin skew, the external load at all the Bank A and B clocks must be the same.
相關PDF資料 |
PDF描述 |
|---|---|
| SL23EP08SI-1 | IC BUFFER 133MHZ 8CH 3.3V 16SOIC |
| MK3807-01RILFTR | IC CLK BUFF 1:10 100MHZ 20-QSOP |
| MK3805RILFTR | IC CLK BUFFER 1:5 100MHZ 20-QSOP |
| VI-2WR-MW-F4 | CONVERTER MOD DC/DC 7.5V 100W |
| LTC7541AJSW#PBF | IC CMOS D/A CONV 12BIT 18-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SL23EP08ZC-1T | 功能描述:時鐘緩沖器 10-133MHz 8 Out ZDB 3.3-2.5V Fout=Fin RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| SL23EP08ZI-1H | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB) |
| SL23EP08ZI-1HT | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB) |
| SL23EP09 | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB) |
| SL23EP09NZ | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Low Jitter and Skew DC to 220MHz Clock Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復。