- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄192948 > SI91822DH-20-T1 (VISHAY SILICONIX) 2 V FIXED POSITIVE LDO REGULATOR, 0.5 V DROPOUT, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | SI91822DH-20-T1 |
| 廠(chǎng)商： | VISHAY SILICONIX |
| 元件分類(lèi)： | 固定正電壓?jiǎn)温份敵鯨DO穩(wěn)壓器 |
| 英文描述： | 2 V FIXED POSITIVE LDO REGULATOR, 0.5 V DROPOUT, PDSO8 |
| 封裝： | MSOP-8 |
| 文件頁(yè)數(shù)： | 2/10頁(yè) |
| 文件大?。?/td> | 126K |
| 代理商： | SI91822DH-20-T1 |
Si91822
Vishay Siliconix
www.vishay.com
10
Document Number: 71671
S-41221—Rev. D, 28-Jun-04
DETAILED DESCRIPTION
The Si91822 is a low drop out, low quiescent current, and very
linear regulator family with very fast transient response. It is
primarily designed for battery powered applications where
battery run time is at a premium. The low quiescent current
allows extended standby time while low drop out voltage
enables the system to fully utilize battery power before
recharge. The Si91822 is a very fast regulator with bandwidth
exceeding 50 kHz while maintaining low quiescent current at
light load conditions. With this bandwidth, the Si91822 is the
fastest LDO available today. The Si91822 is stable with any
output capacitor type from 1 mF to 10.0 mF. However, X5R or
X7R ceramic capacitors are recommended for best output
noise and transient performance.
VIN
VIN is the input supply pin. The bypass capacitor for this pin
is not critical as long as the input supply has low enough source
impedance. For practical circuits, a 1.0-mF or larger ceramic
capacitor is recommended. When the source impedance is
not low enough and/or the source is several inches from the
Si91822, then a larger input bypass capacitor is needed. It is
required that the equivalent impedance (source impedance,
wire, and trace impedance in parallel with input bypass
capacitor impedance) must be smaller than the input
impedance of the Si91822 for stable operation. When the
source impedance, wire, and trace impedance are unknown,
it is recommended that an input bypass capacitor be used of
a value that is equal to or greater than the output capacitor.
VOUT
VOUT is the output voltage of the regulator. Connect a bypass
capacitor from VOUT to ground. The output capacitor can be
any value from 1.0 mF to 10.0 mF. A ceramic capacitor with
X5R or X7R dielectric type is recommended for best output
noise, line transient, and load transient performance.
GND
Ground is the common ground connection for VIN and VOUT.
It is also the local ground connection for CNOISE, DELAY,
SENSE or ADJ, and SD.
SENSE or ADJ
SENSE is used to sense the output voltage. Connect SENSE
to VOUT for the fixed voltage version. For the adjustable output
version, use a resistor divider R1 and R2, connect R1 from
VOUT to ADJ and R2 from ADJ to ground. R2 should be in the
25-kW to 150-kW range for low power consumption, while
maintaining adequate noise immunity.
The formula below calculates the value of R1, given the
desired output voltage and the R2 value,
(1)
R1 +
VOUT * VADJ R2
VADJ
VADJ is nominally 1.215 V.
SHUTDOWN (SD)
SD controls the turning on and off of the Si91822. VOUT is
guaranteed to be on when the SD pin voltage equals or is
greater than 1.5 V. VOUT is guaranteed to be off when theSD
pin voltage equals or is less than 0.4 V. During shutdown
mode, the Si91822 will draw less than 2-mA current from the
source. To automatically turn on VOUT whenever the input is
applied, tie the SD pin to VIN.
ERROR
ERROR is an open drain output that goes low when VOUT is
less than 5% of its normal value. As with any open drain output,
an external pull up resistor is needed. When a capacitor is
connected from DELAY to GROUND, the error signal transition
from low to high is delayed (see Delay section). This delayed
error signal can be used as the power-on reset signal for the
application system. (Refer to Figure 4.)
The ERROR pin is disconnected if not used.
DELAY
A capacitor from DELAY to GROUND sets the time delay for
ERROR going from low to high state. The time delay can be
calculated using the following formula:
(2)
Tdelay +
VADJ Cdelay
Idelay
The DELAY pin should be an open circuit if not used.
CNOISE
For low noise application, connect a high frequency ceramic
capacitor from CNOISE to ground. A 0.01-mF or a 0.1-mF X5R
or X7R is recommended.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SIG-21-S2.0 | STAINLESS STEEL, WIRE TERMINAL |
| SIG-21T-M2.0T | 0.89 mm2, COPPER ALLOY, TIN FINISH, WIRE TERMINAL |
| SIL05-1A31-71L | DRY REED RELAY, SPST, MOMENTARY, 0.062A (COIL), 5VDC (COIL), 312mW (COIL), 2A (CONTACT), 500VDC (CONTACT), THROUGH HOLE-STRAIGHT MOUNT |
| SIN-001T-1.2B | 0.22 mm2, WIRE TERMINAL |
| SIN-002T-1.0S | 0.13 mm2, WIRE TERMINAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI91822DH-25-T1 | 功能描述:低壓差穩(wěn)壓器 - LDO 300mA 2.5V CMOS LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類(lèi)型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| SI91822DH-25-T1-E3 | 功能描述:低壓差穩(wěn)壓器 - LDO 300mA 2.5V CMOS LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類(lèi)型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| SI91822DH-28-T1 | 功能描述:低壓差穩(wěn)壓器 - LDO 300mA 2.8V CMOS LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類(lèi)型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| SI91822DH-28-T1-E3 | 功能描述:低壓差穩(wěn)壓器 - LDO 300mA 2.8V CMOS LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類(lèi)型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| SI91822DH-30-T1 | 功能描述:低壓差穩(wěn)壓器 - LDO 300mA 3.0V CMOS LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類(lèi)型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。