![](http://datasheet.mmic.net.cn/Silicon-Laboratories-Inc/SI5351C-A-GU_datasheet_106652/SI5351C-A-GU_5.png)
Si5351A/B/C
Preliminary Rev. 0.95
5
Table 3. AC Characteristics
(VDD = 2.5 V ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Power-up Time
TRDY
From VDD =VDDmin to valid
output clock, CL =5pF,
fCLKn >1MHz
—1
10
ms
Output Enable Time
TOE
From OEB pulled low to valid
clock output, CL =5pF,
fCLKn >1MHz
——
10
s
Output Phase Offset
PSTEP
—
333
—
ps/step
Spread Spectrum Frequency
Deviation
SSDEV
Down spread
–0.1
—
–2.5
%
Center spread
±0.1
—
±1.5
%
Spread Spectrum Modulation
Rate
SSMOD
30
31.5
33
kHz
VCXO Specifications (Si5351B only)
VCXO Control Voltage Range
Vc
0
VDD/2
VDD
V
VCXO Gain (configurable)
Kv
Vc = 10–90% of VDD, VDD = 3.3 V
18
—
150
ppm/V
VCXO Control Voltage Linearity
KVL
Vc = 10–90% of VDD
–5
—
+5
%
VCXO Pull Range
(configurable)
PR
VDD = 3.3 V*
±30
0
±240
ppm
VCXO Modulation Bandwidth
—
10
—
kHz
*Note: Contact Silicon Labs for 2.5 V VCXO operation.
Table 4. Input Clock Characteristics
(VDD = 2.5 V ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
CLKIN Input Low Voltage
VIL
–0.1
—
0.3 x VDD
V
CLKIN Input High Voltage
VIH
0.7 x VDD
—3.60
V
CLKIN Frequency Range
fCLKIN
10
—
100
MHz