- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16499 > SI5315-EVB (Silicon Laboratories Inc)BOARD EVAL SI5315 8KHZ-644.53MHZ PDF資料下載
參數(shù)資料
| 型號(hào)： | SI5315-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 7/54頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL SI5315 8KHZ-644.53MHZ |
| 應(yīng)用說明： | SI5315/17 Crystal Selection AppNote |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，時(shí)鐘乘法器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | SI5315 |
| 主要屬性： | 2 輸入，2 輸出 |
| 次要屬性： | CML，CMOS，LVDS，LVPECL |
| 已供物品： | 板，CD，文檔 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Si5315
Rev. 1.0
15
3. System Level Overview
The Si5315 provides clock translation, jitter attenuation, and clock distribution for high-performance Synchronous
Ethernet* line card timing applications.
*Note: The Si5315 supports SyncE EEC options 1 and 2 when paired with a timing card that implements the required wander
filtering and Stratum 3 compliant reference clock. For detailed information, refer to “AN420: SyncE and IEEE 1588: Sync
Distribution for a Unified Network”.
The Si5315 provides clock translation, jitter attenuation, and clock distribution for high-performance Synchronous
Ethernet line card timing applications. The device accepts two clock inputs ranging from 8 kHz to 644.53 MHz and
generates two equal frequency, low jitter clock outputs ranging from 8 kHz to 644.53 MHz. For ease of use, the
Si5315 is pin controlled to enable simple device configuration of frequency plans, PLL loop bandwidth, and input
clock selection. The DSPLL locks to one of two input reference clocks and provides over 200 frequency
translations to synchronize output clocks for Ethernet, SONET/SDH, and PDH line cards. The Si5315 implements
internal state machines to control hitless switching between input clocks and holdover. Status alarms, loss of signal
(LOS) and loss of lock (LOL) are provided on output pins to indicate a change in device status.
This device is designed for systems with line cards that are synchronized to a redundant, centralized telecom or
Ethernet backplane. The Si5315 synchronizes to backplane clocks and generates a multiplied, jitter attenuated
Ethernet/SONET/SDH clock or PDH clock. A typical system application is shown in Figure 6. The Si5315
translates a 19.44 MHz clock from the telecom backplane to an Ethernet or SONET/SDH clock frequency to the
PHY and filters the jitter to ensure compliance with related ITU-T and Telcordia standards.
Figure 6. Typical Si5315 Application
Telecom
or
Ethernet
Backplane
Wander Filtering
Hitless Switching
Holdover
Network Sync
PLL
8 kHz
19.44 MHz
25 MHz
Network
Synchronization
A
B
BITS A
L
in
e
R
e
c
o
v
e
re
d
T
im
in
g
BITS B
10G LAN / WAN
SyncE Line Card
Line
Recovered
Clocks
155.52 MHz
156.25 MHz
161.1328125 MHz
10GbE
PHY
Si5315
Tx Timing Path
Rx Timing Path
8 kHz
19.44 MHz
25 MHz
Jitter Filtering
Hitless Switching
Frequency Translation
10GbE
PHY
A
B
Redundant
Timing Cards
Multi-Port
SONET / SDH / PDH Line Card
Line
Recovered
Clocks
77.76 / 155.52 MHz
1.544 / 2.048 MHz
OC-3 / 12
Si5315
Tx Timing Path
Rx Timing Path
8 kHz
19.44 MHz
25 MHz
Jitter Filtering
Hitless Switching
Frequency Translation
A
B
T1 / E1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CB5016-000 | HEAT SHRINK TUBING |
| ESC08DRTN-S93 | CONN EDGECARD 16POS DIP .100 SLD |
| ESC13DRYH-S13 | CONN EDGECARD 26POS .100 EXTEND |
| ESC05DRES-S734 | CONN EDGECARD 10POS .100 EYELET |
| VE-24L-EX | CONVERTER MOD DC/DC 28V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI5315-H | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Colorless transparency lens type |
| SI5315-H(B) | 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED |
| SI5315-H_1 | 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED |
| SI5315-HB | 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED |
| SI5316 | 制造商:SILABS 制造商全稱:SILABS 功能描述:PRELIMINARY DATA SHEET PRECISION CLOCK JITTER ATTENUATOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。