- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2108 > SI51219-A01AFT (Silicon Laboratories Inc)IC CLK GEN FACTORY CONFIG 8TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | SI51219-A01AFT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 9/12頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK GEN FACTORY CONFIG 8TSSOP |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 類型： | * |
| PLL： | 帶旁路 |
| 輸入： | 時(shí)鐘，晶體 |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:3 |
| 差分 - 輸入:輸出： | 無(wú)/無(wú) |
| 頻率 - 最大： | 200MHz |
| 除法器/乘法器： | 是/無(wú) |
| 電源電壓： | 2.375 V ~ 3.63 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-TSSOP |
| 包裝： | 管件 |
Si51219
6
Preliminary Rev. 0.7
2. Design Considerations
2.1. Typical Application Schematic
Comments and Recommendations
Decoupling Capacitor:
A decoupling capacitor of 0.1 μF must be used between VDD and VSS on the pins 1 and
8. Place the capacitor on the component side of the PCB as close to the VDD pin as possible. The PCB trace to the
VDD pin and to the GND via should be kept as short as possible Do not use vias between the decoupling capacitor
and the VDD pin. In addition, a 10 F capacitor should be placed between VDD and VSS.
Series Termination Resistor
: A series termination resistor is recommended if the distance between the outputs
(SSCLK or REFCLK pins) and the load is over 1 inch. The nominal impedance of the SSCLK output is about
30 . Use 20 resistor in series with the output to terminate 50 trace impedance and place 20 resistor as
close to the SSCLK output as possible.
Crystal and Crystal Load:
Only use a parallel resonant fundamental AT cut crystal. Do not use higher overtone
crystals
. To meet the crystal initial accuracy specification (in ppm) make sure that external crystal load capacitor is
matched to crystal load specification. To determine the value of CL1 and CL2, use the following formula;
C1 = C2 = 2CL – (Cpin + Cp)
Where: CL is load capacitance stated by crystal manufacturer
Cpin is the Si51219 pin capacitance (4 pF)
Cp is the parasitic capacitance of the PCB traces.
Example
: If a crystal with CL=12 pF specification is used and Cp=1 pF (parasitic PCB capacitance on PCB), 19 or 20 pF
external capacitors from pins XIN (pin 2) and XOUT (Pin 3) to VSS are required. Users must verify Cp value.
VDD
VDDO
XOUT
XIN
FSEL
VSS
SSCLK2
SSCLK3
VDD
Si51219
0.1F
10F
CL1
CL2
VDD
5K
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI5310-C-GM | IC CLOCK MULTIPLIER/REGEN 20-QFN |
| SI5316-B-GM | IC PREC JITTER ATTENUATOR 36QFN |
| SI5317A-C-GM | IC CLK JITTER CLEANR PROG 36QFN |
| SI5320-H-BL | IC CLOCK MULT SONET/SDH 63-PBGA |
| SI5320-H-GL | IC CLOCK MULT SONET/SDH 63LFBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Si51219-A01AFTR | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 8 TSSOP micro-Clock fact config clk gen RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SI51219-A14AFT | 制造商:Silicon Laboratories Inc 功能描述:8 TSSOP MICRO-CLOCK - Bulk |
| SI51219-A14BFT | 制造商:Silicon Laboratories Inc 功能描述:8 TSSOP MICRO-CLOCK, FACTORY CONFIGURABLE CLOCK GENERATOR - Bulk |
| Si514-PROG-EVB | 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 Si514 EVAL Board RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| SI-5151S | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:High-side Power Switch with Diagnostic Function |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。