- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄9967 > SI5100-H-BL (Silicon Laboratories Inc)IC TXRX SONET/SDH LP HS 195-PBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | SI5100-H-BL |
| 廠(chǎng)商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 20/40頁(yè) |
| 文件大小： | 0K |
| 描述： | IC TXRX SONET/SDH LP HS 195-PBGA |
| 標(biāo)準(zhǔn)包裝： | 119 |
| 系列： | SiPHY™ |
| 類(lèi)型： | 收發(fā)器 |
| 驅(qū)動(dòng)器/接收器數(shù)： | 1/1 |
| 規(guī)程： | SONET/SDH |
| 電源電壓： | 1.71 V ~ 1.89 V |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 195-LBGA |
| 供應(yīng)商設(shè)備封裝： | 195-BGA（15x15） |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
Si5100
Rev. 1.5
27
J12
LPTM
I
LVTTL
Loop Timed Operation.
When this input is set low, the recovered clock
from the receiver is divided down and used as
the reference source for the transmit CMU. The
narrowband setting for the DSPLL CMU is suffi-
cient to provide SONET compliant jitter genera-
tion and jitter transfer on the transmit data and
clock outputs (TXDOUT,TXCLKOUT). Set this
pin high for normal operation.
Note: This input has an internal pullup.
E3
LTR
I
LVTTL
Lock-to-Reference.
When the LTR input is set low, the receiver PLL
locks to the selected reference clock. This func-
tion can be used to force a stable output clock on
the RXCLK1 and RXCLK2 outputs when no valid
input data signal is applied to RXDIN.
When the LTR input is set high, the receiver PLL
locks to the RXDIN signal (normal operation).
Note: This input has an internal pullup.
G12
MODE16
I
LVTTL
MUX/DEMUX Mode.
This input configures the multiplexer/demulti-
plexer to operate with either 4-bit or 16-bit paral-
lel data words. When this input is set high, the
device is configured for 16-bit parallel word
transfers on RXDOUT[15:0] and TXDIN[15:0].
When this input is set low, the multiplexer/demul-
tiplier operates with 4-bit word transfers on RXD-
OUT[3:0] and TXDIN[3:0].
D4
PHASEADJ
I
Sampling Phase Adjust.
Applying an analog voltage to this pin allows
adjustment of the sampling phase across the
data eye. Tieing this input to VREF nominally
centers the sampling phase.
G14
H14
REFCLK+
REFCLK–
I
LVPECL
Differential Reference Clock.
This input is used as the Si5100 reference clock
when the REFSEL input is set high
(REFSEL = 1). The reference clock sets the
operating frequency of the Si5100 transmit
CMU, which is used to generate the high-speed
transmit clock TXCLKOUT. The reference clock
is also used by the Si5100 receiver CDR to cen-
ter the PLL during lock acquisition, and as a ref-
erence for determination of the receiver lock
status.
The REFCLK frequency is either 1/16th or
1/32nd of the serial data rate (nominally 155 or
78 MHz, respectively). The REFCLK frequency
is selected using the REFRATE input.
When REFSEL = 1, a valid reference clock must
be present.
Pin Number(s)
Name
I/O
Signal Level
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27484E8A98P | CONN PLUG 3POS STRAIGHT W/PINS |
| MS27474P14B5P | CONN RCPT 5POS JAM NUT W/PINS |
| SI5100-H-GL | IC TXRX SONET/SDH LP HS 195PBGA |
| IDT72V3650L7-5BB | IC FIFO SS 2048X36 7-5NS 144BGA |
| MS27513E22F21PB | CONN RCPT 21POS BOX MNT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Si5100-H-GL | 功能描述:電信線(xiàn)路管理 IC OC-48 STM-16 SONET SDH Trnscvr 1:16 RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI-51010-F | 制造商:Bel Fuse 功能描述:- Trays |
| SI-51011-F | 制造商:BEL 制造商全稱(chēng):Bel Fuse Inc. 功能描述:SI-51011-F |
| SI-51012-F | 制造商:BEL 制造商全稱(chēng):Bel Fuse Inc. 功能描述:SI-51012-F |
| SI-51013-F | 制造商:Bel Fuse 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。