參數(shù)資料
型號： SI4136-BT
廠商： Electronic Theatre Controls, Inc.
英文描述： ISM RF SYNTHESIZER WITH INTEGRATED VCOS
中文描述： ISM射頻合成器帶有集成的VCO
文件頁數(shù)： 19/30頁
文件大?。?/td> 660K
代理商： SI4136-BT
Si4136
Rev. 1.0
19
(Register 0) can be set to 1 to reduce the bias currents
and therefore reduce the power dissipated by the IF
amplifier. For loads less than 500
,
LPWR should be
set to 0 to maximize the output level.
For IF frequencies greater than 500 MHz, a matching
network is required in order to drive a 50
load. See
Figure 15 below. The value of L
MATCH
can be
determined by Table 9.
Typical values range between 8 nH and 40 nH.
Figure 15. IF Frequencies > 500 MHz
For frequencies less than 500 MHz, the IF output buffer
can directly drive a 200
resistive load or higher. For
resistive loads greater than 500
(f < 500 MHz) the
LPWR bit can be set to reduce the power consumed by
the IF output buffer. See Figure 16 below.
Figure 16. IF Frequencies < 500 MHz
Figure 17. Typical IF Output Voltage vs.
Load Resistance at 550 MHz
Reference Frequency Amplifier
The Si4136 provides a reference frequency amplifier. If
the driving signal has CMOS levels, it can be connected
directly to the XIN pin. Otherwise, the reference
frequency signal should be AC coupled to the XIN pin
through a 560 pF capacitor.
Power Down Modes
Table 10 summarizes the power down functionality. The
Si4136 can be powered down by taking the PWDNB pin
low or by setting bits in the Power Down register
(Register 2). When the PWDNB pin is low, the Si4136
will be powered down regardless of the Power Down
register settings. When the PWDNB pin is high, power
management is under control of the Power Down
register bits.
The IF and RF sections of the Si4136 circuitry can be
individually powered down by setting the Power Down
register bits PDIB and PDRB low. The reference
frequency amplifier will also be powered up if either the
PDRB and PDIB bits are high. Also, setting the
AUTOPDB bit to 1 in the Main Configuration register
(Register 0) is equivalent to setting both bits in the
Power Down register to 1.
The serial interface remains available and can be
written in all power-down modes.
Auxiliary Output (AUXOUT)
The signal appearing on AUXOUT is selected by setting
the AUXSEL bits in the Main Configuration register
(Register 0).
The LDETB signal can be selected by setting the
AUXSEL bits to 011. This signal can be used to indicate
that the IF or RF PLL is about to lose lock due to
excessive ambient temperature drift and should be re-
tuned.
Table 9. L
MATCH
Values
Frequency
L
MATCH
40 nH
500–600 MHz
600–800 MHz
27 nH
800–1 GHz
18 nH
IFOUT
L
MATCH
>500 pF
50
IFOUT
>500 pF
>200
0
50
100
150
200
250
300
350
400
450
0
200
400
600
800
1000
1200
Load Resistance (
)
O
LPWR=0
LPWR=1
相關(guān)PDF資料
PDF描述
SI5010 OC-12/3, STM-4/1 SONET/SDH CLOCK AND DATA RECOVERY IC
Si5010-BM OC-12/3, STM-4/1 SONET/SDH CLOCK AND DATA RECOVERY IC
Si5013-X-GM OC-12/3, STM-4/1 SONET/SDH CDR IC WITH LIMITING AMPLIFIER
SI5013 OC-12/3, STM-4/1 SONET/SDH CDR IC WITH LIMITING AMPLIFIER
SI5318 SONET/SDH PRECISION CLOCK MULTIPLIER IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI4136DY 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:N-Channel 20-V (D-S) MOSFET
SI4136DY-T1-GE3 功能描述:MOSFET 20V 46A 7.8W RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube
SI4136-EVB 功能描述:開發(fā)板和工具包 - 無線 WLAN Satellite Radio Synth Eval Brd TSSOP RoHS:否 制造商:Arduino 產(chǎn)品:Evaluation Boards 工具用于評估:AT32UC3L 核心:AVR32 頻率: 接口類型:USB 工作電源電壓:5 V
SI4136-F-BM 功能描述:射頻無線雜項 WLAN Sat Radio Synthesizer RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel
SI4136-F-BMR 制造商:Silicon Laboratories Inc 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*