- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16210 > SI3230MPPQX-EVB (Silicon Laboratories Inc)BOARD EVAL W/DISCRETE INTERFACE PDF資料下載
參數(shù)資料
| 型號： | SI3230MPPQX-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 40/108頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL W/DISCRETE INTERFACE |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ProSLIC® |
| 主要目的： | 接口，模擬前端（AFE） |
| 已用 IC / 零件： | Si3230 |
| 已供物品： | 板，CD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
Si3230
Preliminary Rev. 0.96
37
Not
Recommended
fo
r N
ew
D
esi
gn
s
2.10. Serial Peripheral Interface
The control interface to the ProSLIC is a 4-wire interface
modeled after commonly available micro-controller and
serial peripheral devices. The interface consists of a
clock (SCLK), chip select (CS), serial data input (SDI),
and serial data output (SDO). Data is transferred a byte
at a time with each register access consisting of a pair
write operation in the SPI bus.
The first byte of the pair is the command/address byte.
The MSB of this byte indicates register read when 1 and
a register write when 0. The remaining seven bits of the
command/address byte indicate the address of the
register to be accessed. The second byte of the pair is
the data byte. Because the falling edge of CS provides
resynchronization of the SPI state machine in the event
of a framing error, it is recommended (but not required)
that CS be taken high between byte transfers as shown
becomes active and the 8-bit contents of the register
are driven out MSB first. The SDO will be high
impedence on either the falling edge of SCLK following
the LSB, or the rising of CS as specified by the SPIM bit
(direct Register 0, bit 6). SDI is a “don’t care” during the
data portion of read operations. During write operations,
data is driven into the ProSLIC via the SDI pin MSB first.
The SDO pin will remain high impedance during write
operations. Data always transitions with the falling edge
of the clock and is latched on the rising edge. The clock
should return to a logic high when no transfer is in
progress.
Indirect registers are accessed through direct registers
29 through 30. Instructions on how to access them is
described in “3. Control Registers”
beginning on
There are a number of variations of usage on this four-
wire interface:
Continuous clocking. During continuous clocking,
the data transfers are controlled by the assertion of
the CS pin. CS must assert before the falling edge of
SCLK on which the first bit of data is expected during
a read cycle, and must remain low for the duration of
the 8-‘bit transfer (command/address or data).
SDI/SDO wired operation. Independent of the
clocking options described, SDI and SDO can be
treated as two separate lines or wired together if the
master is capable of tristating its output during the
data byte transfer of a read operation.
Daisy chain mode. This mode allows
communication with banks of up to eight ProSLIC
devices using one chip select signal. When the
SPIDC bit in the SPI Mode Select register is set,
data transfer mode changes to a 3-byte operation: a
chip select byte, an address/control byte, and a data
byte. Using the circuit shown in Figure 19, a single
device may select from the bank of devices by
setting the appropriate chip select bit to 1. Each
device uses the LSB of the chip select byte, shifts
the data right by one bit, and passes the chip select
byte using the SDITHRU pin to the next device in the
chain. Address/control and data bytes are unaltered.
Figure 17. Serial Write 8-Bit Mode
SCLK
CS
SDI
SDO
High Impedance
0
a0
a1
a2
a3
a4
a5
a6
d7
d0
d1
d2
d3
d4
d5
d6
Don't
Care
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EBA31DCBS | CONN EDGECARD 62POS R/A .125 SLD |
| GCM22DRMH | CONN EDGECARD 44POS .156 WW |
| MAX17535ETG+ | IC SMBUS BATT CHRGR HF 24TQFN |
| CW252016-15NG | INDUCTOR 15NH 1008 SMD |
| GCM22DRMD | CONN EDGECARD 44POS .156 WW |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3230M-X-FM | 制造商:SILABS 制造商全稱:SILABS 功能描述:PROSLIC㈢ PROGRAMMABLE CMOS SLIC WITH RINGING/BATTERY VOLTAGE GENERATION |
| SI3230M-X-GM | 制造商:SILABS 制造商全稱:SILABS 功能描述:PROSLIC㈢ PROGRAMMABLE CMOS SLIC WITH RINGING/BATTERY VOLTAGE GENERATION |
| SI3230PPQX-EVB | 功能描述:音頻 IC 開發(fā)工具 Si3230 QFN EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| SI3230-X-FM | 制造商:SILABS 制造商全稱:SILABS 功能描述:PROSLIC㈢ PROGRAMMABLE CMOS SLIC WITH RINGING/BATTERY VOLTAGE GENERATION |
| SI3230-X-GM | 制造商:SILABS 制造商全稱:SILABS 功能描述:PROSLIC㈢ PROGRAMMABLE CMOS SLIC WITH RINGING/BATTERY VOLTAGE GENERATION |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。