DOCUMENT C
參數(shù)資料
型號(hào)： SI3210PPQX-EVB
廠商： Silicon Laboratories Inc
文件頁(yè)數(shù)： 51/148頁(yè)
文件大小： 0K
描述： BOARD EVALUATION FOR SI3210 MLP
標(biāo)準(zhǔn)包裝： 1
系列： ProSLIC®
主要目的： 接口，模擬前端（AFE）
已用 IC / 零件： Si3210
已供物品： 板，子卡，CD
其它名稱： 336-1169
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)當(dāng)前第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
Si3210/Si3211
144
Rev. 1.61
Not
Recommended
fo
r N
ew
D
esi
gn
s
DOCUMENT CHANGE LIST
Revision 1.41 to Revision 1.42
16-pin ESOIC dimension A1 corrected in Table 50
Delay time between chip selects, tcs, changed from
220 ns to 440 ns in Table 10 on page 13.
C10 changed from 22 nF to 0.1 F in Figure 10 on
C18, C19 changed from 1.0 F to 4.7 F in
Recommended value for Indirect Register 40
changed from 6 to 0 in Table 44 on page 124.
Added QFN package option.
Revision 1.42 to Revision 1.43
Added TO-92 transistor suppliers to BOM.
Updated to include product revision designator.
“Lead-Free” changed to “Lead-Free and RoHS-
Compliant”
Added additional decoupling components to VDDA1,
VDDA2, and VDDD.
Added additional decoupling components to VDDA1,
VDDA2, and VDDD.
Added additional decoupling components to VDDA1,
VDDA2, and VDDD.
Added optional components to STIPE, SRINGE, and
SVBAT pins to improve idle channel noise.
Added additional decoupling components to VDDA1,
VDDA2, and VDDD.
Added optional components to STIPE, SRINGE, and
SVBAT pins to improve idle channel noise.
Changed A1 max dimension from 0.10 to 0.15.
Revision 1.43 to Revision 1.44
Updated Figure 9.
Moved the schematic for the supply filtering network for
VDDA1, VDDA2, and VDDD from the bottom of the
diagram to the top.
Moved the symbol for C26 closer to the VBATH pin on
the Si3201 symbol.
Changed R26 to 10 k
.
Added Note 5.
Updated Figure 12.
Moved the schematic for the supply filtering network for
VDDA1, VDDA2, and VDDD from the bottom of the
diagram to the top.
Moved the symbol for C9 closer to the VBATH pin on the
Si3201 symbol.
Changed R26 to 10 k
.
Added Note 4.
Updated Figure 13.
Moved the schematic for the supply filtering network for
VDDA1, VDDA2, and VDDD from the bottom of the
diagram to the top.
Added Note 5 and moved the symbol for C26 to better
illustrate its optimal position in a board layout.
Changed R26 to 10 k
.
Added Note 6.
Updated Figure 14.
Moved the schematic for the supply filtering network for
VDDA1, VDDA2, and VDDD from the bottom of the
diagram to the top.
Added Note 3 and moved the symbol for C26 to better
illustrate its optimal position in a board layout.
Added Note 4.
Changed R26 to 10 k
.
Corrected connection between D1 and the linefeed
components.
Added Note 5
Updated Table 3.
Corrected longitudinal current per pin for EBTO/
EBTA = 10 to 12 mA.
Updated Table 8.
Filled-in typical values for IVDD and IBAT for VDDD,
VDDA =3.3 V.
Updated Table 11.
Renamed "PCLK Period Jitter Tolerance" to
"PCLK-to-FSYNC Jitter Tolerance".
Added Note 2.
Updated Table 12.
Changed current rating of L2 to 150 mA.
Added new row for R26 and changed the value to
10 k
.
Added title for AN45 to description of R28 and R29.
Added column for component package type.
Added Note 1.
Updated Table 13.
Added column for component package type.
Updated Table 14.
Added column for component package type.
Updated Table 15.
Changed current rating of L2 to 150 mA.
Added new row for R26 and changed the value to
10 k
.
Rearranged the rows for R8 through R32 to be in
numerical order.
Added column for component package type.
Added Note 1.
相關(guān)PDF資料
PDF描述
SI2401FS10-EVB BOARD EVAL SI2401 UART INTERFACE
UPA0J272MPD1TD CAP ALUM 2700UF 6.3V 20% RADIAL
UPA0J222MPD1TD CAP ALUM 2200UF 6.3V 20% RADIAL
GBC19DRAS CONN EDGECARD 38POS R/A .100 SLD
CM322522-2R2JL INDUCTOR CHIP 2.2UH 3225 SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3210PPT1-EVB 功能描述:音頻 IC 開發(fā)工具 USE 634-3210-PPQXEVB RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
SI3210PPTX-EVB 功能描述:音頻 IC 開發(fā)工具 U 634-3210-PPQX-EVB RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
SI3210-QFN 制造商:SILABS 制造商全稱:SILABS 功能描述:Perfroms all BORSCHT functions DC-DC controller provides tracking battery fromm a 3.3-35V input
SI3210-TSSOP 制造商:SILABS 制造商全稱:SILABS 功能描述:Perfroms all BORSCHT functions DC-DC controller provides tracking battery fromm a 3.3-35V input
SI3211 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PROSLIC PROGRAMMABLE CMOS SLIC/CODEC WITH RINGING/BATTERY VOLTAGE GENERATION
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*